Today's Schedule

- A primer on materials and fabrication of microelectronics BONUS
- Lecture is based on
 - Callister 22.15 22.20 (web chapter)
 - Jones, Ch. 4 & Ch. 9
 - <u>Microsystem Engineering of lab-on-a-chip devices</u>, Ch. 6
- ALL of the Ch. 2, 3, 4, 5 and 9 solutions have been placed on WebCT
- Sample of the instruction sheet and attachments also on WebCT
- Wednesday's lecture is a review (study guide)

Si Device Technology



- Hundreds of devices per wafer
- Fabricated in a clean room

Many different techniques for manipulating silicon and silicon-compatible materials have been developed. They can be lumped together into a few general categories:

- substrate fabrication
- optical lithography patt erning
- deposition
- etching/removal
- heat treatment
- wafer level packaging

First steps

- Si is very abundant approximately 27% of the earth's crust
- Generally mined from quartz (SiO₂)
- Reduced to Si using coke: SiO₂ + 2C \rightarrow Si + 2CO
- Metallurgical grade (MG-5)
- Dissolved in HCl to give SiHCl₃
- Distilled to give *electronic grade silicon*

• *Electronic grade silicon* (EGS) contains about 5 ppm of (Fe, Cr, Mn) and is polycrystalline

Czochralski (CZ) and Float zone (FZ)



Fig. 6.2 Principle of float-zone and Czochralski crystallization methods.

- CZ contains a lot of oxygen and carbon (due to crucible)
- FZ can be purified over and over. Impurities tend to stay in the *melt*, so they end up at the end of the ingot.
- Dopants to create n or p-type Si can be introduced at either of these stages in the form of impurities in the melt (CZ) or as a gaseous phase (FZ).



Fig. 9.3 The Czochralski process for growing single crystals of silicon (a) schematic (b) the real thing and (c) a single crystal of silicon, the main part of which contains no dislocations and parts per billion only of harmful impurities. (c) Courtesy of Wacker Siltronic AG, Burghausen, Germany)



Tab. 6.2	Types of	specifications	for	silicon	wafers.
----------	----------	----------------	-----	---------	---------

Parameter	Comment	
Wafer material	Silicon (single crystalline)	
Growth method	Float zone (FZ) or Czochralski (CZ)	
Diameter	Usually mm	
Crystal direction	Usually Miller indices are used. Can include a range such as [100] ±1 $^\circ$	
Primary flat	Usually Miller indices are used. Can include a range such as [011] $\pm 1^\circ$	
Secondary flat	Often stated as SEMI standard or Miller indices. Can include a range such as $[01\overline{1}] \pm 5^{\circ}$	
Resistivity	Given in Ω cm	
Dopant type	p or n type	
Dopant	Phosphorous (P) or antimony (As) for <i>n</i> -type	
	Boron (B) for <i>p</i> -type	
Thickness	Given in μ m and includes a range such as (350±25 μ m)	
TTV	The difference in thickness between the smallest and the largest thickness of the wafer (best wafers have TTV $< 1-2 \mu m$)	
Wafer bow	The bending of the wafer (best wafers have bow < 10 μm)	



Four basic semiconductor interfaces



- **p**|**n**: rectifying, current flows well in one direction, not in the other
- (p or n)|oxide: oxide exerts a field $F \in T$
- (p or n)|metal: Schottky interface, rectifying
- (p or n)|metal: Ohmic interface, non-rectifying



Fig. 9.2 Schematic illustrations of the structure of some simple semiconductor devices: (a) an npn bipolar transistor in a silicon wafer; (b) an n-channel field effect transistor; (c) a silicon-on-insulator field effect transistor; (d) an MIOS memory device (from *Microelectronic materials* by C.R.M. Grovenor, by kind permission of Adam Hilger).

Lithography





- Photo-resist is spun-on and masked
- Exposure to UV light either makes it more soluble or less soluble in a developer.
- After development
 - Etch (dry or wet)
 - React (oxidize, dope)
 - Coat (metal, nitride, oxide, other)

Often there are multiple patterning steps to create many levels of the device.



Fig. 9.2 Schematic illustrations of the structure of some simple semiconductor devices: (a) an npn bipolar transistor in a silicon wafer; (b) an n-channel field effect transistor; (c) a silicon-on-insulator field effect transistor; (d) an MIOS memory device (from *Microelectronic materials* by C.R.M. Grovenor, by kind permission of Adam Hilger).

On the chip

- On the chip itself
 - Possibly all 4 types of semiconductor interfaces
 - Complex interconnects (typically Al-1%Si, but increasingly Cu is used)



Chemical Vapor Deposition



Physical Vapor Deposition

Evaporation (Thermal and E-beam)



Sputtering





Figure 2.2- A sketch of some of the components of a magnetron sputtering gun.

Physical Vapor Deposition

Tab. 6.3	Various metals often used for microfabrication.	

Metal	Deposition method	Use
Titanium (Ti)	Evaporation Sputtering	Adhesion layer, silicide former
Chromium (Cr)	Evaporation	Adhesion layer
	Sputtering	
Aluminum (Al)	Evaporation	Adhesion layer, conductor
-	Sputtering CVD	J"purple plague
Gold (Au)	Evaporation	Conductor, bond layer for silicon–gold eutectic
	Sputtering	bonding
	Electroplate	
Platinum (Pt)	Evaporation	Conductor, diffusion barrier for gold, often
	Sputtering	used as electrode in biochemical microsystems
Palladium (Pd)	Evaporation	Diffusion barrier for silver, can adsorb large
	Sputtering	amounts of hydrogen, silicide former
Silver (Ag)	Evaporation	Conductor, often used as electrode, needed for
	Sputtering	Ag/AgCl electrode systems
	Electroplate	
Copper (Cu)	Evaporation	Conductor, diffuses fast in silicon
	Sputtering	
	Electroplate	
Nickel (Ni)	Evaporation	Conductor, structural material often used for
	Sputtering	electroplated metal microstructures
	Electroplate	

Now the chip must be packaged!

Some of the functions that an integrated circuit package must perform include the following:

- **1.** To permit electrical contact between the devices on the chip and the macroscopic world. The contact pads on the surface of the IC are so minuscule and numerous that accommodation of macroscopic wiring is simply not possible.
- **2.** To dissipate excess heat. While in operation, the many electronic devices generate significant quantities of heat, which must be dissipated away from the chip.
- **3.** To protect delicate electrical connections on the chip from chemical degradation and contamination.
- **4.** To provide mechanical support so that the small and fragile chip may be handled.
- **5.** To provide an adequate electrical interface such that the performance of the IC itself is not significantly degraded by the package design.







- Bonding of chip to plate either by thermally conductive
 epoxy (Ag particles) or with Au-Si eutectic solder
 - Leads are sometimes Au, but also Cu and Al.
 - Automated process











Now the board!



Solder



Fig. 4.16 CS soldering processes: (a) Dip (b) Drag (c) Wave (taken from Soldering in electronics assembly by Mike Judd and Keith Brindley, courtesy of Newnes).



ig. 4.17 Applying solder paste using the technique called 'silk screening' (not really silk any iore!) (taken from *Soldering in electronics assembly* by Mike Judd and Keith Brindley, courtesy of ewnes).

Flip Chip





FLIP CHIP BALL GRID ARRAY



