Course 304-425B Fall 2003 --- Computer Architecture and Organization

Mid-term examination - October 27, 2003

Instructions

- This is a closed book examination. Calculators and one sheet of notes written both sides are allowed.
- Explain every result when asked. Marks will be given for clear, concise solutions.
- State any assumption required for an answer if it not clear in the text of the question.
- · Please sign this paper at the top of the page, write your name and student number legibly there and put your initials on all the answer sheets. Make sure they are returned well secured together.
- There are guestions and you are given 50 minutes to complete this exam.
- · Put all your answers in the places indicated. Any other location will not be marked.
- 1) Performance (10 points) Certain floating-point-optimized machines do not have a FP divide instruction. Instead they have a reciprocal unit, so divisions require two instructions: take the reciprocal then multiply. But because it is easier to design a pipelined reciprocal unit than a pipeline divide unit, we want to find how much pipelining in this unit would make the enhancement worthwhile. Assume that the CPI of the reciprocal instruction is equal to the CPI for the unpipelined division divided by the number of stages. The clock cycle time is the same. The benchmarks ran on the original machine with the unpipelined divide unit yields the following CPIs and instruction counts (In millons of instructions):

	Ld/St	Int-ALU	FP-Add	FP-Mult	FP-Divide	Branches	Others
CPI	0.2	0.5	2	8	16	0.1	1
counts	10	12	5	3	1	5	0.000001

What is the minimum number of stages for the reciprocal unit needed to make the enhancement worthwhile? Show


CPUTINE =
$$CC_{TINE}$$
 $\sum_{x \in PI_i} = CC_{TINE} \left(\sum_{x \in PI_i} TC_i * CPI_i + 10^6 16 \right)$
 $CPUTINE_2 = CC_{TINE}$
 $= CC_{TINE} \left(\sum_{x \in PI_i} TC_i * CPI_i + 10^6 16 \right)$
 $CPUTINE_2 = CC_{TINE} \left(\sum_{x \in PI_i} TC_i * CPI_i + 10^6 16 \right)$
 $CPUTINE_2 < CPUTINE_1 \Rightarrow \frac{16}{m} + 8 < 16$
 $\Rightarrow \frac{16}{m} < 8 \Rightarrow m > 2$

2) Performance (10 points) Consider the 5 stage MIPS style single pipeline. We want to find a good estimate of the speedup given by upgrading its original unified cache. There are 30% Load/Stores. Before enhancement, all memory accesses miss at a rate of 3% and the penalty is 30CC per miss. After enhancement which involves setting up a split cache, the miss rate is 2% for instruction fetches but remains at 3% for data accesses. Penalty is the same.

UNIFIED CPIREAL =
$$1 + 0.03 * 30 + 0.3 0.0330$$

= $1 + 0.9 + 0.27 = 2.17$ AMBPAIL'S
SPLIT CPIREAL = $1 + 0.02 * 30 + 03.0.0330$
= $1 + 0.6 + 0.27 = 1.87$
SU = 1.16
SU = 1.16

iteger Pipelining (20 points) Consider the 5-stage MIPS pipeline with simple branch delay running a loop to compute the sum of all the elements of an array. Assume full hazard detection and forwarding hardware including to and from the data memory. The jump intruction is implemented in such that it has no delay slot.




Schedule this code to minimize stalls.

	AND	RI, RO, RO									
LOOP	PSLT	R5, R2, R3									
	LD	R4, O(R2)	04	TO	LOAD	ONCE	TOO	MWA-			
	BEGZ	RS, OUT									
	BAPDI	R2, R2, #8	ou	10	INC	R2	ONCE	100	MANY	*	
	DADD	R1, R1, R4.									
	J	200P									
OUT :	AND	RZ, RO, RO									
•	AND.	R4, ROIRO									
					+	OTHE	R				

POSSIBILITIES

integer Pipelining (20 points). Consider a superpipelined 7 stage pipeline where the memory accesses take two clock cycles:



Assuming full hazard detection and forwarding hardware including to and from the data memory. Assume that the branch is handled by pure delay, that jumps bevave like branches, i.e. compute jump address in ID stage (notice that despite the fact that there are now 2 delay slots, the code will work with only 1 NOP).


```
R1,0(R5) // load number
      LD
      BNEZ
             R1, THEN
                         // if not zero then
      NOP
      DADDI R2,R0,#1
                         // else temp=1
      J
             STORE
      NOP
      NOP
THEN: DADD
             R2,R1,R1
                         // if not zero then double number in temp
STORE: SD
             R2,0(R6)
                         // store result (1 or n*2)
```

Use the chart below to show the timing of this code when the branch is taken.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
LD	TA	邛	ID	EX	MA	MB	WB				h									
BNEZ		İA	IB	5	S	S	ID		2	-	AV.									
NOP			TA	S	5	5	TB	ID	EX	17A	пВ	WB								
DADDI							TA	TB	D	EX	MA	TIB	WB							
DADD								JA	IB	ID	EX	MA		WB						
f.S.D.n									TA	IB	FP	EX	MA	MB	WB					

Floating Point Pipelining (20 points) Assume that the exec stage of the FP addition takes three clock cycles and is fully pipelined so its initiation rate is one addition per clock cycle, while that the multiplication takes four clock cycles but is partially pipelined resulting in an initiation rate of one new multiplication per two clock cycles. The register file can perform only one write per clock cycle. There is full forwarding and instruction are allowed to complete out-of-order.

This is summarized as follows.



Produce the timing of the following code sequence.

L.D F8,0(R1)
MUL.D F2,F8,F4
MUL.D F6,F4,F4
S.D F2,0(R1)
ADD.D F8,F4,F4
S.D F6,0(R2)
L.D F6,0(R3)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
L.D	#F	ID	EX	ME	WB	-13					475									
MUL.D		IF	ID	S	MI	H2	H3	M4	HE	WB										
MUL.D			IF	S	ID	5	HI	H2	M3	M4	ME	WB								
s.D					TF	5	ID	Ex	S	ME	WB									
ADD.D							IF	ED	5	At	A2	A3	WB							
S.D		i de		La				IF	S	IP	EX	ME	5	WB						
L.D										IF	ID	EX	S	ME	WB			f part		

iSA (10 points) Recall the specification of instructions using a register transfer language, for example on the 64 bit MIPS:

LH R1,10(R2) "Load Half Word Signed" is expressed by

 $Regs[R1] \leftarrow_{64} (Mem[10+Regs[R2]]_0)^{48} \# Mem[10+Regs[R2]] \# Mem[11+Regs[R2]]$

Find a RTL expression for a load byte unsigned but this time for 16 bit machine (registers and addresses)

LBU R1,10(R2) "Load Byte Unsigned" is expressed by

7) Exceptions (10 points)

Consider this sequence of two instructions where we assume that the MULT instruction has an exec stage of one cycle like other ALU instructions.

SD R2,0(R1) MULT R2,R3,R3

Suppose that two exceptions occur: in the MEM stage of the store (page fault) and in the EX stage of the multiplication (overflow) both of which should be re-startable.

Briefly explain the problem and what must be done to ensure precision.

SD RAISES AN EXCEPTION IN THE MET STAGE, AND SO DOES MULT. FF THE MULT IS ALLOWED TO COMPLETE (I.E. WRITE BACK), BECAUSE OF "WAR" NAZARD, INCORRECT RESTARTING COULD FOLLOW. THE PRECISE BEHAVIOR IS PRESERVED IF THE PAGE FAULT IS RESOLVED BEFORE R2 IS ERASED. IN OTHER WORDS, EXCEPTIONS MUST BE ENDOFEXAM RESOLVED (AND INSTRUCTIONS! RESTARTE) IN THE ORDER OF THE INSTRUCTIONS THAT RAISED THEM (THIS IS IMPLEMENTED WITH A STATUS VECTOR ASSOCIATED WITH EACH INSTRUCTION).