304-425

Assembler Synt

1.1. Introduction

Sun Microsystems' Sun-4 Assembler takes assembly language programs, as specified in this document, and produces relocatable object files for processin by the Sun-4 link editor. The assembly language described in this document corresponds with the SPARC instruction set defined in the $SPARC^{\text{TM}}$ Architec Manual, Version 8, is intended for use on Sun-4s and SPARCStations.

1.2. Other References

You should also become familiar with the manual pages as(1), ld(1), cpp(1), a.out(5), and the SPARC Architecture Manual.

1.3. A Short Example

The following example illustrates how a short assembly language program n look.

```
* a simple program to copy a string
 * showing correct syntax, delay slots, and use of annul bit.
 * pseudo-operations: .seg, .global, .asciz, .skip
 * synthetic instructions: set, ret, retl, mov, inc, deccc, nop
* numeric label:
 * symbolic substitution: WINDOWSIZE
#include <sun4/asm linkage.h>
               "text"
        .seq
        .global _main
main:
       save
                %sp, -WINDOWSIZE, %sp
       set
               str, %o
                                          ! source string
       set
               out, %ol
                                          ! destination location
       call
                bcopy
               24, %02
       mov
                                          ! delay slot, length to copy
       ret
       restore %00, 0, %00
                                         ! return value from main
        .global _bcopy
```

```
1:
        inc
                 800
                                             ! inc from address
        stb
                 804, [801]
                                             ! write to address
        inc
                 %०1
                                             ! in the delay slot: inc to address
_bcopy:
        deccc
                 %02
                                             ! dec count, set condition codes
        bge, a
                 1b
                                             ! loop until done
        ldub
                 [%00], %04
                                             ! delay slot, read from address
        retl
                                             ! leaf routine return
        nop
                                             ! delay slot
        .seq
                 "data"
str:
         .asciz
                 "this is a sample string"
         .seg
                 "bss"
out:
        .skip
                 30
                                             ! reserve 30 bytes
```

1 m

1.4. Syntax Notation

In the descriptions of assembly language syntax in this chapter, brackets "[]" enclose optional items, and the star "*" indicates items to be repeated zero or more times. Braces "{}" enclose alternate item choices, which are separated from each other by vertical bars "|". Wherever blanks are allowed, arbitrary numbers of blanks and horizontal tabs may be used.

The syntax of assembly language lines is:

```
[statement [; statement] *] [!comment]
[!comment]
```

1.5. Statement Syntax

The syntax of an assembly language statement is:

```
[label:] [instruction]
```

In the above syntax, *label* is a symbol name (described below), *instruction* is an encoded pseudo-op, synthetic instruction, or instruction, and *comment* is any text up to the line end.

1.6. Lexical Features

This section describes lexical features of the assembler's syntax.



Case Distinction

Upper and lower case are distinct everywhere, except in the names of special symbols (see below), where there is no case distinction.

Comments

A comment is preceded by an exclamation mark; the "!" and all following acters up to the end of the line are ignored. C-style comments with "/*...* are also permitted, and may span multiple lines.

Numbers

Decimal, hexadecimal, and octal numeric constants are recognized, and are w ten as in the C language. For floating-point pseudo operations, floating-point constants are written with 0r or 0R (for REAL) followed by a string acceptat to atof(3): an optional sign followed by a nonempty string of digits with optional decimal point and optional exponent, or followed by a special name shown below.

The special names Ornan and Orinf represent the special floating-point va Not-A-Number and INFinity, respectively. Negative Not-A-Number and Netive INFinity are specified as Ornan and Orninf, respectively.

NOTE

Notice that the names of these floating-point constants begin with a zero, not letter "O"

Strings

Strings may be quoted with either double-quote (") or single-quote (') marks. When used in an expression, the numeric value of a string is the numeric value the ASCII representation of its first character.

The suggested style is to use single quote marks for the ASCII value of a sing character, and double quote marks for quoted-string operands, such as used b pseudo-ops. Here is some assembly code in the suggested style:

```
add %gl,'a'-'A',%gl ! gl + ('a' - 'A') --> gl
.seg "data"
.ascii "a string"
.byte 'M'
```

The following escape codes are recognized in strings; they are derived from (

/b	backspace
\f	formfeed
\n	newline (linefeed)
\r	carriage return
\t	horizontal tab
\nnn	octal value nnn

Symbol Names

The syntax for a symbol name is:

```
{ letter | _ | $ | . } { letter | _ | $ | . | digit }*
```

Upper-case and lower-case letters are distinct, and the underscore, dollar sign and period are treated as alphabetic characters.



Symbol names that begin with L are assumed to be compiler-generated local symbols, and, to simplify debugging somewhat, are best avoided in hand-coded assembly language routines.

The symbol "." is predefined, and always refers to the address of the beginning of the current assembly language statement.

NOTE

By convention, system run-time routine names start with "." and names from C assembly language and £77 begin with a "_".

Labels

A label is either a symbol or a single decimal digit n(0...9). Note that a label immediately followed by a colon.

Numeric labels may be defined repeatedly in an assembly, whereas normal symbolic labels may be defined only once.

A numeric label n is referenced after its definition (backward reference) as nb, and before its definition (forward reference) as nf.

Special Symbols

Special symbol names begin with % so as not to conflict with user symbols, and include:

Table 1-1 Special Symbols

Symbol Object	Name	Comment
general-purpose registers general-purpose global registers general-purpose "out" registers general-purpose "local" registers general-purpose "in" registers	%r0 %r31 %g0 %g7 %o0 %o7 %10 %17 %i0 %i7	(same as %r0 %r7) (same as %r8 %r15) (same as %r16 %r23) (same as %r24 %r31)
stack-pointer register frame-pointer register	%sp %fp	(%sp ≡ %o6 ≡ %14) (%fp ≡ %i6 ≡ %30)
floating-point registers floating-point status register front of floating-point queue	%f0 %f31 %fsr %fq	
coprocessor registers coprocessor status register coprocessor queue	%c0 %c31 %csr %cq	
program status register trap vector base address register window invalid mask Y register	%psr %tbr %wim %y	
unary operators	%lo %hi	(extracts least significant 10 bits) (extracts most significant 22 bits)

There is no case distinction in special symbols; therefore using something like %PSR is equivalent to %psr. Use of all lower-case is the suggested style. The lack of case distinction allows for the use of non-recursive preprocessor



substitutions, such as

#define psr %PSR

The special symbols %hi and %lo are true unary operators which can be use any expression, and like other unary operators have higher precedence than binary operations. For example:

$$hi a+b \equiv (hi a)+b$$

 $a+b \equiv (hi a)+b$

It is a good idea to enclose operands of %hi or %lo in parentheses to avoid ambiguity. For example:

Operators and Expressions

The following operators are recognized in constant expressions:

Binary	Operators	Unary	Operators
+	Integer Addition	+	(no effect)
-	Integer Subtraction	-	2's Complement
*	Integer Multiplication	~	1's Complement
/	Integer Division	%10	(see above)
ક	Modulo	%hi	(see above)
^	Exclusive OR		,
<<	Left Shift		
>>	Right Shift		
&	Bitwise AND		
<u> </u>	Bitwise OR		

Note that the modulo operator % must not be immediately followed by a lette digit, to avoid confusion with register names or with %hi or %lo. The mod operator is typically followed by a space or left parenthesis.

Although the above operators have the same precedence as in the C language parenthesization of expressions is recommended to avoid ambiguity.

1.7. as Error Messages

Messages generated by the assembler are generally self explanatory and give sufficient information to allow one to correct a problem. Certain conditions cause the assembler to issue warnings associated with delay slots following (trol Transfer Instructions (CTIs):

- set instructions in delay slots
- □ labels in delay slots
- segments that end in control/transfer instructions



These are not necessarily incorrect, but point to places where a problem could exist. If you have intentionally written code this way, you can inform the assembler that you know what you are doing by inserting a pseudo-op in a manner similar to a C programmer's using casts.

The .empty pseudo-operation in a delay slot tells the assembler that the delay slot can be empty or contain whatever follows, because you have verified that either the code is correct or the content of the delay slot doesn't matter. Avoid using .empty in assembly-language programs just as you would avoid using casts in C programs. The .empty pseudo-operation is used only in programs written in assembly language; Sun's compilers don't generate it.



Instruction-Set Mapp

The tables in this chapter describe the relationship between hardware instru of the SPARC architecture, as defined in SPARC Processor Architecture, as instruction set used by Sun Microsystems' SPARC Assembler.

2.1. Table Notation

The following table describes the notation used in the tables in the rest of the chapter to describe the instruction set of the assembler.

Table 2-1 Notation

Symbol	Describes	Comment
reg	%r0 %r31 %g0 %g7 %o0 %o7 %10 %17 %i0 %i7	(same as %r0%r7) (same as %r8%r15) (same as %r16%r23) (same as %r24%r31)
freg	%f0 %f31	
creg	%c0 %c31	
value		(an expression involving at most one relocatable symbol)
const13	value	(a signed constant which fits in 13 bits)
const22	value	(a constant which fits in 22 bits)
asi	value	(alternate address space identifier; an unsigned 8-bit value)
reg		Destination register.
reg _{rs1} , reg _{rs2}		Source register 1, source register 2.
regaddr	$reg_{rs1} reg_{rs1} + reg_{rs2}$	Address formed with register contents only.
address	$\begin{array}{rcl} reg_{rsl} & + & reg_{rs2} \\ reg_{rsl} & + & const13 \\ reg_{rsl} & - & const13 \\ const13 & + & reg_{rsl} \\ const13 \end{array}$	Address formed from register contents, immediate constant, or both.

Table 2-1 Notation—Continued

Symbol	Describes	Comment
reg_or_imm	reg const13	Value from either a single register, or an immediate constant.

2.2. Integer Instructions

The following table outlines the correspondence between SPARC hardware integer instructions and SPARC assembly language instructions. The following notations are suffixed repeatedly to assembler mnemonics (and in upper case for SPARC architecture instruction names):

sr — status register.

a — instructions dealing with alternate space.

b — byte instructions.

h — halfword instructions.

d — doubleword instructions.

f—referencing floating-point registers.

c — referencing coprocessor registers.

rd — as a subscript, refers to a destination register in the argument list of an instruction.

rs — as a subscript, refers to a source register in the argument list of an instruction.

NOTE

The syntax of individual instructions is designed so that a destination operand (if any), which may be either a register or a reference to a memory location, is always the last operand in a statement.

In the table below, curly brackets ({}) mark optional arguments. Square brackets ([]) mark indirection: the *contents* of the addressed memory location are being read from or written to.

NOTE

All Bicc and Bfcc instructions, described in the following table, may indicate that the annul bit is to be set by appending ", a" to the opcode; e.g. "bgeu, a label".



Table 2-2 SPARC to Assembly Language Mapping

SPARC	Mnemonic	Argument List	Name	Comments
ADD ADDcc ADDX ADDXcc	add addcc addx addxcc	reg _{rs1} , reg_or_imm, reg _{rd}	Add Add and modify icc Add with carry	
AND ANDcc ANDN ANDNcc	and andcc andn andncc	reg _{rs1} , reg_or_imm, reg _{rd}	And	
Bicc	<pre>bn{,a} bne{,a} be{,a} bg{,a}</pre>	label label label label	Branch on integer condi- tion codes	(branch never) (synonym: bnz) (synonym: bz)
Bicc	ble{,a} bge{,a} bl{,a} bgu{,a} bleu{,a} bcc{,a} bcs{,a} bpos{,a} bvc{,a}	label		(synonym: bgeu) (synonym: blu)
CALL	ba{,a}	label { , n }	(n = # of out registers used	(synonym: b)
СВссс	cbn{,a} cb3{,a} cb2{,a} cb23{,a} cb1{,a} cb13{,a} cb12{,a} cb123{,a} cb023{,a} cb03{,a} cb02{,a} cb024{,a} cb012{,a} cb013{,a}	label	as arguments) Branch on coprocessor condition codes	(branch never)



Table 2-2 SPARC to Assembly Language Mapping—Continued

SPARC	Mnemonic	Argument List	Name	Comments
FBfcc	fbn{,a} fbu{,a} fbu{,a} fbug{,a} fbug{,a} fbl{,a} fblg{,a} fblg{,a} fbe{,a} fbee{,a} fbuee{,a}	label	Branch on floating-point condition codes	(branch never) (synonym: fbnz) (synonym: fbz)
FLUSH	flush	address	Instruction cache flush	
JMPL	jmpl	address, reg	Jump and link	
LDSB LDSH LDSTUB LDUB LDUH LD LDD LDF LDFSR LDDF LDC LDCSR LDCC	ldsb ldsh ldstub ldub lduh ld ldd ldd ld	[address], reg _{rd} [address], freg _{rd} [address], freg _{rd} [address], %fsr [address], freg _{rd} [address], creg _{rd} [address], creg _{rd}	Load signed byte Load signed halfword Load-store unsigned byte Load unsigned byte Load unsigned halfword Load word Load double word Load floating-point register Load double floating-point Load coprocessor Load double coprocessor	(reg _{rd} must be even)
LDSBA LDSHA LDUBA LDUHA LDA LDDA LDDA	ldsba ldsha lduba lduha lda ldda ldda	[regaddr] asi, reg _{rd}	Load signed byte from alternate space	(reg _{rd} must be even)



Table 2-2 SPARC to Assembly Language Mapping—Continued

SPARC	Mnemonic	Argument List	Name	Comments
MULScc	mulscc	reg _{rs1} , reg_or_imm, reg _{rd}	Multiply step (and modify icc)	
NOP	nop		no operation	
OR ORcc ORN ORNcc	or orcc orn orncc	reg _{rs1} , reg_or_imm, reg _{rd}	Inclusive or	
RDASR RDY RDPSR RDWIM RDTBR	rd rd rd rd	%asrn _{rs1} ,reg _{rd} %y,reg _{rd} %psr,reg _{rd} %wim,reg _{rd} %tbr,reg _{rd}		(see synthetic instruction (see synthetic instruction (see synthetic instruction (see synthetic instruction
RESTORE	restore	reg _{rsl} , reg_or_imm, reg _{rd}		(see synthetic instruction
RETT	rett	address	Return from trap	
SAVE	save	reg _{rsl} , reg_or_imm, reg _{rd}		(see synthetic instruction
SDIV SDIVcc	sdiv sdiv	reg _{rsl} , reg_or_imm, reg _{rd} reg _{rsl} , reg_or_imm, reg _{rd}	signed divide signed divide and modify icc	
SMUL SMULcc	smul smulcc	reg _{rsl} , reg_or_imm, reg _{rd} reg _{rsl} , reg_or_imm, reg _{rd}	signed multiply signed multiply and modify icc	
SETHI	sethi sethi	const22, reg _{rd} %hi (value), reg _{rd}	Set high 22 bits of r register	(see synthetic instruction
SLL SRL SRA	sll srl sra	reg _{rsl} , reg_or_imm, reg _{rd} reg _{rsl} , reg_or_imm, reg _{rd} reg _{rsl} , reg_or_imm, reg _{rd}	Shift left logical Shift right logical Shift right arithmetic	
STB STH ST STD STF STDF	stb sth st std st	regaddr, [address] regaddr, [address] reg _{rd'} , [address] reg _{rd'} , [address] freg _{rd'} , [address] freg _{rd'} , [address]	Store byte.	(synonyms: stub, stell (synonyms: stuh, stell (reg _{rd} must be even)
STFSR	std	%fsr, [address] %fq, [address]	Store floating-point status register Store double floating-point queue	
STC	st	creg _{rd} , [address]	Store coprocessor	



Table 2-2 SPARC to Assembly Language Mapping—Continued

SPARC	Mnemonic	Argument List	Name	Comments
STDC	std	creg _{rd} , [address]		
STCSR	st	%csr, [address]		
STDCQ	std	%cq, [address]	Store double coprocessor	
			queue	
STBA	stba	regaddr, [regaddr] asi	Store byte into alternate	(synonyms: stuba,
			space	stsba)
STHA	stha	regaddr, [regaddr] asi		(synonyms: stuha, stsha
STA	sta	reg _{rd} , [regaddr]asi reg _{rd} , [regaddr]asi		
STDA	stda	reg _{rd} , [regaddr] asi		(reg _{rd} must be even)
SUB	sub	reg _{rsi} , reg_or_imm, reg _{rd}	Subtract	
SUBcc	subcc	reg_, reg_or_imm, reg_	Subtract and modify icc	
SUBX	subx	reg_, reg_or_imm, reg_	Subtract with carry	
SUBXcc	subxcc	reg _{rs1} , reg_or_imm, reg _{rd}	,	
SWAP	swap	[address], reg	Swap memory word	
SWAPA	swapa	[regaddr] asi, reg	with register	
Ticc	tn	address	Trap on integer condition	(trap never)
			code. (See note.)	(,
į.	tne	address		(synonym: tnz)
:	te	address		(synonym: tz)
	tg	address		
	tle	address		
	tge	address		
	tl	address		
	tgu	address		
	tleu	address		
	tlu	address		(synonym: tcc)
	tgeu	address		(synonym: tcs)
	tpos	address address		
	tneg tvc	address		
	tvs	address		
	ta	address		(synonym: t)
TADD			T 1 11 1 110 1	(synonym. c)
TADDcc	taddcc	reg _{rs1} , reg_or_imm, reg _{rd}	Tagged add and modify icc	
TSUBcc	tsubcc	reg_reg_or_imm, reg_rd	T	
TADDccTV	taddcctv	reg_rsl, reg_or_imm, reg_rd	Tagged add and modify icc and trap on overflow	
TSUBccTV	tsubcctv	reg _{rs1} , reg_or_imm, reg	ana trap on overstow	
UDIV	udiv	reg _{rsl} , reg_or_imm, reg _{rd}	unsigned divide	
UDIVcc	udivcc	reg_rsl, reg_or_imm, reg_rsl	unsigned divide and	
	_	rsl. 0 rd	modify icc	



SPARC	Mnemonic	Argument List	Name	Comments
UMULcc	umulcc	reg _{rs1} , reg_or_imm, reg _{rd}	unsigned multiply and modify icc	
UNIMP	unimp	const22	Unimplemented instruction	
WRASR WRY WRPSR WRWIM WRTBR	wr wr wr wr	reg_or_imm, %asrn reg_rsl, reg_or_imm, %y reg_rsl, reg_or_imm, %psr reg_rsl, reg_or_imm, %wim reg_rsl, reg_or_imm, %tbr]	(see synthetic instructions (see synthetic instructions (see synthetic instructions (see synthetic instructions
XNOR XNORcc	xnor xnorcc	reg _{rsl} , reg_or_imm, reg _{rd} reg _{rsl} , reg_or_imm, reg _{rd}	Exclusive nor	
XOR XORcc	xorcc	reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	Exclusive or	

Table 2-2 SPARC to Assembly Language Mapping—Continued

NOTE

Trap numbers 16-31 are available for use by the user, and will not be usurpe Sun. Currently-defined trap numbers are those defined in /usr/include/sun4/trap.h, as follows:

 0×00 ST SYSCALL 0x01ST BREAKPOINT 0×02 ST DIVO 0×03 ST FLUSH_WINDOWS ST_CLEAN_WINDOWS 0×04 0×05 ST RANGE_CHECK 0×06 ST FIX_ALIGN ST_INT_OVERFLOW 0×07

2.3. Floating-Point Instructions

In the table below, the types of numbers being manipulated by an instructior denoted by the following lowercase letters:

i — integer

s — single

d — double

q — quad

In some cases where more than numeric type is involved, each instruction ir group is described. Otherwise, only the first member of a group is described

Table 2-3 Floating-point Instructions

SPARC	Mnemonic	Argument List	Description
FiTOs	fitos	$freg_{rs2}$, $freg_{rd}$ $freg_{rs2}$, $freg_{rd}$ $freg_{rs2}$, $freg_{rd}$	Convert integer to single.
FiTOd	fitod		Convert integer to double.
FiTOq	fitoq		Convert integer to quad.
FsTOi	fstoi	freg _{rs2} , freg _{rd}	Convert single to integer. Convert double to integer. Convert quad to integer.
FdTOi	fdtoi	freg _{rs2} , freg _{rd}	
FqTOi	fqtoi	freg _{rs2} , freg _{rd}	
FsTOd	fstod	freg _{rs2} , freg _{rd}	Convert single to double. Convert single to quad.
FsTOq	fstoq	freg _{rs2} , freg _{rd}	
FdTOs	fdtos	freg _{rs2} , freg	Convert double to single.
FdTOq	fdtoq	freg _{rs2} , freg _{rd}	Convert double to quad.
FqT0d	fqtod	freg _{rs2} , freg _{rd}	Convert quad to double. Convert quad to single.
FqT0s	fqtos	freg _{rs2} , freg _{rd}	
FMOVs	fmovs	freg _{rs2} , freg _{rd}	Move
FNEGs	fnegs	freg _{rs2} , freg _{rd}	Negate
FABSs	fabss	freg _{rs2} , freg _{rd}	Absolute value
FSQRTs FSQRTd FSQRTq	fsqrts fsqrtd fsqrtq	$freg_{rs2}$, $freg_{rd}$ $freg_{rs2}$, $freg_{rd}$ $freg_{rs2}$, $freg_{rd}$	Square root
FADDs	fadds	$freg_{rsl}$, $freg_{rs2}$, $freg_{rd}$	Add
FADDd	faddd	$freg_{rsl}$, $freg_{rs2}$, $freg_{rd}$	
FADDq	faddq	$freg_{rsl}$, $freg_{rs2}$, $freg_{rd}$	
FSUBs	fsubs	$freg_{rsl}$, $freg_{rs2}$, $freg_{rd}$	Subtract
FSUBd	fsubd	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	
FSUBq	fsubx	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	
FMULs FMULd	fmuls fmuld	$freg_{rsl}$, $freg_{rs2}$, $freg_{rd}$ $freg_{rsl}$, $freg_{rs2}$, $freg_{rd}$	Multiply
FMULq	fmulq	freg _{rs1} , freg _{rs2} , freg _{rd}	
FdMULq FsMULd	fmulq fsmuld	$freg_{rsl}$, $freg_{rs2}$, $freg_{rd}$ $freg_{rsl}$, $freg_{rs2}$, $freg_{rd}$	Multiply double to quad. Multiply single to double.
FDIVs	fdivs	$freg_{rsl}$, $freg_{rs2}$, $freg_{rd}$	Divide
FDIVd	fdivd	$freg_{rsl}$, $freg_{rs2}$, $freg_{rd}$	
FDIVq	fdivq	$freg_{rsl}$, $freg_{rs2}$, $freg_{rd}$	
FCMPs FCMPd FCMPq	fcmps fcmpd fcmpq	$freg_{rs1}$, $freg_{rs2}$ $freg_{rs1}$, $freg_{rs2}$ $freg_{rs1}$, $freg_{rs2}$	Compare
FCMPq	fcmpq	freg ^{rs1} , freg ^{rs2} _{rs2}	



Table 2-3 Floating-point Instructions—Continued

SPARC	Mnemonic	Argument List	Description
FCMPEs	fcmpes	freg freg freg frs2	Compare, Generate exception if unordered.
FCMPEd	fcmped	$freg_{rs1}^{rs1}$, $freg_{rs2}^{rs2}$	
FCMPEq	fcmpeq	freg _{rs1} , freg _{rs2}	

2.4. Coprocessor Instructions

All cpopn instructions take all operands from and return all results to coprc sor registers. The data types supported by the coprocessor are coprocessor-dependent. Operand alignment is coprocessor-dependent.

If the EC field of the PSR is 0, or if no coprocessor is present, a cpopn instition causes a $cp_disabled$ trap.

The conditions causing a cp_exception trap are coprocessor-dependent.

NOTE

A non-cpopn (non-coprocessor-operate) instruction must be executed betwa cpop2 instruction and a subsequent cbccc instruction.

 Table 2-4
 Coprocessor Instructions

SPARC	Mnemonic	Argument List	Name	Comments
CPop1 CPop2	cpop1 cpop2	opd, reg_{rsl} , reg_{rs2} , reg_{rd} opd, reg_{rsl} , reg_{rs2} , reg_{rd}	Coprocessor operation Coprocessor operation	(may modify cci

2.5. Synthetic Instructions

This section describes the mapping of synthetic instructions to hardware instions.

Table 2-5 Synthetic Instruction to Hardware Instruction Mapping

Synthetic Instruction		Hardware Equivalent(s)		Comment	
cmp	reg _{rs1} , reg_or_imm	subcc	.reg _{rs1} , reg_or_imm,%g0	(compare)	
jmp	address	jmpl	address, %g0		
call	reg_or_imm	jmpl	reg_or_imm,%07		
tst	reg _{rsl}	orcc	reg ₅₁ , %g0, %g0	(test)	
ret retl		jmpl jmpl	%i7+8,%g0 %o7+8,%g0	(return from subroutine) (return from leaf subrouti	
restor save	е	restore save	%g0,%g0,%g0 %g0,%g0,%g0	(trivial restore) (trivial save) Warning: trivial save should only be used in ker code!	
set	value, reg _{rd}	or	%g0, value, reg _{rd}	$(if -4096 \le value \le 4095)$	



Table 2-5 Synthetic Instruction to Hardware Instruction Mapping—Continued

	value, reg _{rd} value, reg _{rd} reg _{rsl} , reg _{rd}	sethi sethi or	%hi (value), reg _{rd} %hi (value), reg _{rd} ; reg _{rd} , %lo (value), reg _{rd}	Comment $(if((value\&0x1ff) == 0))$ $(otherwise)$
not not	reg _{rsl} , reg _{rd}		%hi (value), reg _{rd} ; reg _{rd} , %lo (value), reg _{rd}	(otherwise)
not				
not		1		Warning: do not use set in an instruction's delay slot.
		xnor	reg _{rs1} , %g0, reg _{rd}	(one's complement)
neg	reg _{rd}	xnor	reg _{ni} , %g0, reg _{ni}	(one's complement)
	reg _{rs2} , reg _{rd}	sub	%g0, reg _{rs2} , reg _{rd}	(two's complement)
neg	reg _{rd}	sub	%g0, reg _{rd} , reg _{rd}	(two's complement)
inc inc inccc	reg const13, reg reg _{rd}	add add addcc	reg _{rd} , 1, reg _{rd} reg _{rd} , constl3, reg _{rd} reg _{rd} , 1, reg _{rd}	(increment by 1) (increment by const13) (increment by 1 and set icc)
inccc	const13,reg _{rd}	addcc	reg _{rd} , const13,reg _{rd}	(increment by const13 and set icc)
dec	reg	sub	reg _{rd} , 1, reg _{rd}	(decrement by 1)
dec	const13, reg _{rd}	sub	reg _{nt} , const13, reg _{nt}	(decrement by const13)
	reg	subcc	reg _{rd} , 1, reg _{rd}	(decrement by 1 and set icc)
deccc	const13, reg _{rd}	subcc	reg _{rd} , constl3,reg _{rd}	(decrement by const13 and set icc)
btst	reg_or_imm, reg	andcc	reg_or_imm, %g0	(bit test)
bset	reg_or_imm, reg	or	reg_, reg_or_imm, reg	(bit set)
bclr	reg_or_imm, reg	andn	reg_, reg_or_imm, reg_d	(bit clear)
	reg_or_imm, reg _{rd}	xor	reg _{rd} , reg_or_imm, reg _{rd}	(bit toggle)
clr	reg	or	%g0,%g0,reg _{rd}	(clear(zero) register)
clrb	[address]	stb	%g0,[address']	(clear byte)
clrh	[address]	sth	%g0, [address]	(clear halfword)
clr	[address]	st	%g0, [address]	(clear word)
mov	reg_or_imm, reg	or	%g0,reg_or_imm,reg	
mov	%y, reg	rd	%y, reg	
mov	*psr, reg,	rd	*psr, reg,	
mov	%wim, reg	rd	%wim, reg	
mov	%tbr, reg	rd	%tbr, reg	
	reg_or_imm, %y	wr	%g0, reg_or_imm, %y	
	reg_or_imm, %psr reg_or_imm, %wim	WI	%g0, reg_or_imm, %psr	
	reg_or_imm, %tbr	wr wr	%g0,reg_or_imm,%wim %g0,reg_or_imm,%tbr	



2.6. Leaf Procedures

Leaf procedures are the outermost routines on the tree of a program, as a tree leaf is at the end of a stem on the branch of a tree.

Some leaf procedures can be made to operate without their own register wind or stack frame, using their caller's instead. Such a leaf procedure is called an optimized leaf procedure. This can be done when the candidate procedure meets all of the following conditions:

- it contains no CALLs or JMPLs to other procedures
- it contains no references to %sp, except in its SAVE instruction
- □ it contains no references to %fp
- it refers to, or can be made to refer to, no more than 8 of the 32 integer i ters, inclusive of %07, the "return address".

If a procedure conforms to all of the above conditions, it can be made to ope using its caller's stack frame and registers an optimization that saves both ti and space. When optimized, the procedure may only safely use registers wh its caller already assumes to be volatile across a procedure call: %00 ... %05%07, and %g1. This may be expanded to registers %g1 ... %g7 if SPARC / compliance isn't required.

Leaf routines are most useful when they prevent expensive window overflow/underflow situations, saving many tens of cycles each.