

Real-Time Systems ECSE #31

Assignment 5: exam answers

- 1) Your embedded system is context switching continuously between ^{running} tasks without accomplishing anything useful. What is this an example of? What if they need each other's resource to get out of this quandary; what is that an example of?

~~livelock~~ (no resources involved)
 a) livelock
 b) spinlock (not deadlock because tasks are running)

- 2) You are building an external interrupt circuit board. The difference in impedances between two lines that connect is causing some backward echo current. Describe this backward current in terms of the initial current I coming down the line and the two impedances R_1 and R_2 .

$I = I_2 - I_1$ $I_1 = I_2 - I$ $ZR_1 = ZR_2 + ZR_2$
 echo current $= I_1$ $I_1 = \frac{R_1}{R_2} (I - I) - I$ $I_2 = \frac{R_1}{R_2} (I - I)$
 $I = I \left(\frac{R_1 - 1}{R_2} \right) / \left(\frac{R_1 + 1}{R_2} \right)$ $I \left(\frac{R_1 - R_2}{R_2} \right) = I \frac{R_1 - R_2}{R_1 + R_2}$

extra credit: a double reflection is more dangerous because it doubles the ISR trigger rate loading down the system.

- 3) Write the Schrodinger's equation for an electron in a 1-dimensional potential well of size V in terms of its wave function and total energy. List 3 possible reasons an electron could escape this potential to enter a conduction band in a semiconductor for instance.


extra credit \rightarrow this is
$$-\frac{d^2 \psi(x)}{dx^2} + V \psi(x) = E \psi(x)$$

- 1) light absorption
- 2) thermal energy
- 3) electronic field

- 4) Why use MRAM over SRAM? Give 4 reasons.

- 1) space density factor 100 greater
- 2) less power needed (10^{-4} eV/B vs 10^{-11} eV/E needed)
- 3) faster to access (5 ns vs 2 ns)
- 4) power consumption is less due to backward EMF = $\int \frac{dI}{dt} dl$

- 5) You have the following signals you wish to model in VHDL where B depends on A, which has a pulse with a 32 ns period.



ARCHITECTURE signals IS
 signal A, B: BIT;

```

BEGIN
PROCESS
BEGIN
IF A = '0' THEN
    B <= '1' AFTER 4ns;
ELSE
    B <= '0' AFTER 8ns;
END IF
B <= TRANSPORT NOT A AFTER 4ns;
END PROCESS;
    
```

Write an ARCHITECTURE routine to describe this pulsed behavior using transport delay modeling.

```

ARCHITECTURE signals IS
    signal A, B: BIT;
BEGIN
    A <= '1' AFTER 24ns;
    B <= '1' AFTER 8ns;
    B <= TRANSPORT NOT A AFTER 4ns;
END ARCHITECTURE;
    
```

Real-Time Systems ECSE 531

Assignment 5: exam answers

- 6) The data throughput that your uprocessor can handle has been measured to be 1 GByte/sec. The average data read/write request is 10 bytes in size. If the cache can be accessed in 10 nsec and the main memory accessed in 100 nsec, what is your cache hit rate?

$$1 \text{ GB/sec} = \frac{10^9 \text{ B}}{[x \cdot 10 \text{ nsec} + (1-x) \cdot 100 \text{ nsec}]}$$

$$\Rightarrow 100 \text{ nsec} - 90x \text{ nsec} = \frac{10^9 \text{ B}}{1 \text{ GB/sec}} = 10 \text{ nsec} \Rightarrow x=1 \Rightarrow 100\% \text{ hit rate}$$

- 7) In question 6, it has been determined that the jitter in your processor's performance is due to inexact number of bytes that are transferred per hit in the cache. Specifically, there is a 10 byte +/- 2 byte spread in your average data transfer. What is the jitter due to this spread?

$$\frac{2 \text{ bytes}}{1 \text{ GB/sec}} = 2 \text{ nsec}$$

- 8) In question 7, the total jitter in the real-time system is 4 nsec. What is the total jitter due to all contributions not counting the cache contribution?

$$\text{jitter} = \sigma_T = \sqrt{\sum_i \sigma_i^2} = \sqrt{2^2 + \sum_{i=1} \sigma_i^2} = 4$$
$$\Rightarrow 16 - 4 = \sum_{i=1} \sigma_i^2 = 12 \quad \left| \sqrt{\sum \sigma_i^2} = \sqrt{12} \text{ nsec} \right|$$

- 9) What are the 3 general types of embedded systems, and what is the advantage of each?

distributed \rightarrow cost effective, can be broken into parts.
mission critical \rightarrow safe, can't fail, speed not an issue
signal processing \rightarrow fast, safety not an issue

- 10) I have a critical section of memory that is utilized in parallel by 2 independent tasks. What do I use to protect this memory from a race condition?

a global semaphore or
independent semaphores that can communicate
with each other