

Embedded 1-12

Lecture 1

- Real Time System: Computer system that interacts w/ external events
- Embedded system: RT's that interfaces w/ external HW.

RTOS vs OS

Common: Both are interfaces between HW & SW.

Differ: RTOS gives user access to low level system devices.

RTOS processes

- Periodic: system monitoring, polling, sampling
- Sporadic: event driven (interrupt)

Lecture 2

Livelock: Tasks are allocated CPU time by the scheduler but don't execute further instructions

Spiralock: Tasks are running & continuously polling on each other's unavailable resources

Deadlock: Tasks are not running due to unavailable resources.

Resource usage		Yes	No
Yes	Spin	Live	
No	Dead	Starvation	

Lecture 3


Sources of e- EP.

- Electric field $\sim \vec{E} \cdot \vec{d}$ \rightarrow most commonly used
- Magnetic field $\sim \vec{\mu} \cdot \vec{B}$ \rightarrow most efficient
- Heat $\sim n k T$ \rightarrow most problematic
- Radiation $\sim h\nu$ \rightarrow most flexible.

EMD

pol

tunneling: Quantum mechanical process used by transistors
to allow electrons to jump from the valence band to
the conduction band. The energy can come from heat,
radiation, electric or magnetic.



$$E_T = E_p + \langle E_k \rangle = \frac{1}{2} m v^2 = \frac{1}{2} \frac{|P|^2}{m}$$

Lecture 4: Transistors

BJTs: (A, E, C), b/pdn since operation involves holes $e^- \& p^+$

E.B is forward biased & B.C is reverse biased. Problem w/
heat dissipation & power loss.

MOSFET: Electronically varying the width of a conduction channel. Charge enters via source & leaves via drain. Voltage controlled by the gate. Advantages: gate insulated, so no current from gate to channel. Problems: SiO₂ so thin that susceptible to permanent damage from electric charges & does not perform well at weak RF signals.

Functions in:

- depletion mode: As voltage applied, conduction to
- enhancement mode: Voltage applied = conduction +

	BJT	MOSFET	Power loss $\propto I^2$
Power (heat)	more	less	
Switch speed	Slow	Fast	$V_{RF} \propto \text{Power loss} \propto \frac{\partial I}{\partial t}$
Gain speed	Fast	Slow	fast switching speed $\propto \frac{1}{I} \propto \frac{1}{V_{RF}}$ (BJT faster)
Current	mA	μA	
Susceptible to noise	less	more	$V_{RF} = I_w R + \frac{L dI}{dt} \propto \text{Heat}$

ENR

p2

CMOS: High speed, low noise, low power
 No net current traveling across device \Rightarrow only power for switching = less heat

Memory cells

MRAM (Magnetoresistive) depends on SPINTRONICS (study of electron spin polarity) and uses spintransistors.
 Fast speed, high density, low power, non volatile, radiation hardness.

NRAM (Nanotubes): Can be insulator, semic or conductors depending on carbon gyration. Maintains charge w/o power.
 Advantage: High density & speed.

FeRAM (Ferroelectric) 2 MOSFET + 2 ferroelectric capacitors
 Polarization maintained w/o power. R/W faster than flash (GaNF vs flash uses bombardment of electrons)

Architectural views

- Component view: large scale pieces & how they fit together
- Distribution view: Concurrency & communication protocols
- Resource view: Resource management for concurrent applications
- Reliability view: Redundancies & safety protocols, fault tolerance & recovery
- Deployment view: SW mapping on HW, memory mapping, task distributions, data flow.

LECTURE 5

$$T / \text{sec} = \text{Clk} \times \text{Ins Eff.}$$


DSP	10GI/s	= 10GHz	100%
CICC	5GI/s	= 1GHz	50%
RISC	2GI/s.	= 1GHz	200%

ERB


P03.

Boundary Conditions

Reflection



Short



$$V = V_1 + V_2$$

$$IR = (I_1 R) + (I_2 2R)$$

$$I = I_1 + 2I_2$$

$$\text{Also, } I = I_2 - I_1$$

$$I_2 - I_1 = I_1 + 2I_2$$

$$-2I_1 = 3I_2$$

Real Time monitoring

- SW monitor to breakpoint

Pros: No extra HW support needed

Cons: Requires target mem & CPU time

- On chip background debugger program

Pros: Reduces CPU overhead for RT applications

Cons: Eats up target resources

- In-circuit Emulator (ICE) ex. JTAGWorks

Pros: No overhead on target, non-disruptive

Cons: Expensive, hard to simulate RT, unreliable socket contacts.

Addressing

Direct: IR 2 bytes (Op code + Address). More space, but more flexibility

Implicit: IR 1 byte (Op code), CPU already knows target Data Reg. More efficient, faster, less flexible


Lecture 6

System Types


- Distributed: Slow, large
- Mission Critical: Reliable, \$
- Signal processing: Fast

- Project life cycle phases
1. Conception stage: goals, requirements for interface, mem, interrupts, systems, CPU & mem thought & bottlenecks.
Output: MOU (Memorandum of understanding)
 2. Requirements phase: customer specific goals, technical requirements,
Output: SRS.
 3. Design: build drivers & subSystems, ISRs, use simulation
 Like FPGAs & VHDL
Output: SDS (charts & diagrams)
 4. Implementation: code, build & test
Output: HW drivers, SW Drivers & Modules
 5. Integration: unit test every modules, put them together and system test
Output: System test cases document (tests that proves that every requirements are met).
 6. Release & Maintenance: fix bugs, upkeep & upgrades.


Class diagram




Deployment diagram: models the physical aspect of Object Oriented SW System. Models a static view of runtime configuration distribution of components & applications.




Component Diagram: Components wired together. Illustrates the service provider & consumer relationships.



Activity diagram: Detailed behavior inside a functional requirement



Msg Sequence diagram: Behavior of a single path of a use case
Scenario \Rightarrow flow of msgs.



Memory Architecture

Harvard: Separate instruction & data mems & bus.

Von Neumann: Shared bus, interleaved data + I in 1 mem

Memory types


- Static RAMs (SRAM): Flip flops, fast & expensive (used for L1)
- Dynamic RAMs (DRAM): Capacitive devices, slow, scalable, cheap, reg accessed by addresser
- Synchronous DRAMs: Clocked by system to allow CPU do something else while DMA.
- Flash: DRAM w/ much more charge, non volatile, slow write

Caches: biggest source of jitter.

$$\text{Av. Access time} = \frac{(1-\text{TR})(\text{Speed}) + (\text{TR})(\text{Min Speed})}{(\text{Speed}) + 100\%(\text{f} + \text{Mem Speed})} \quad \text{Min.}$$
$$0 \quad \text{Max}$$

Lecture 7

PLD:




PAL: PLD w/ logoback from OR to ANDs.

PLA: PAL w/ selective logoback. More restrictive but fast, building block for CPLD

CPLD: More rigid, faster

FPGA: CPLD + CPU + RAM = Self contained, more programmable, 3引脚 (可编程)



LECTURE 8: VHDL

```
ENTITY abc IS
  PORT(
    a,b : in STD_logic;
    c : out STD_logic);
END abc;
```

ARCHITECTURE guts of abc is
Component ... is
port(...)

Signal ...
BEGIN
Internal Delay Model
 $\text{Q} \leftarrow R \text{ NOR } N \text{Q AFTER INS;}$
 $\text{Q} \leftarrow S \text{ NOR } Q \text{ AFTER INS;}$
only happens if hold time
is respected

Transport Model
 $\text{Q} \leftarrow \text{TRANSPORT } R \text{ NOR } N \text{Q AFTER INS;}$
 $\text{Q} \leftarrow \text{TRANSPORT } S \text{ NOR } Q \text{ AFTER INS}$
happens no matter what
(detects rising edge)

LECTURE 9: MEMORY MANAGEMENT

- Swapping: Program size too large. When changing context, put process into secondary storage device. (slow)

- Overlaying: virtual memory. (slow & memory corruption)

- Partitioning: Mem is partitioned in blocks @ compilation. Fast, but results in fragmentation

- Paging: Fixed size blocks of program segment are stored in non-contiguous mem frames. Involves page table = overhead = slow

- Mem locking. (good for RT) enhances performance.

EB 3 • Mem leak: allocated mem is not freed after use

p 09 • Contention: 2+ tasks try to access same mem @ same time

Allocation	Stack	Heap
Queue	Completion	Runtime
Organization	LIFO	Garbage dump
	Daisy Chained	Allocated on the fly so all open

Queuing -

- FIFO: loss free, sender & receiver isolated, no data loss
⇒ Mission critical: No corruption, safer
- Ring buffer: Circular FIFO, fast but can lead to corruption
⇒ Signal processing: FAST
- Swig buffer: Series of ring buffers in parallel, R/W sequentially
 - FIFO of rings or 2+ ring buffers, fast from a non blocking
 - ⇒ Distributed: bigger mem space

Lecture 10: Memory Communication

- Pipes: 1-to-1 between parent & child processes. P is frozen until pipe is closed
- Semaphores: integer w/ 2 functions, V(x) Verhogen = increment, P(x) = producer = test.

Queue	Mailbox	Socket	Pipe
faster	slower	async	Sync
RW @ same place	copy msg	1-to-many	threaded 1-to-1
less mem	more mem	inter-platforms	Shared memory (single platform)
Sync	Async		

Lecture 11: Jitter

Jitter: time between arrival & expected arrival.

$$\bar{J} = \sqrt{\sum j_i}$$

EYB

P10.

Measuring Exec time

polling	Interruption	Login Analyzer
Cheap	Cheap	Expensive
Slow	Faster	Fastest
CPU off	CPU on	No Off
Sig Jitter	Sig Jitter	Instant.

Clock Requirements

- Correctness: $\text{Clock-RT} \leq \epsilon$ (is it the real time?)
- Bounded drift: $\frac{d\epsilon}{dt} < k$ (does it drift over time)
- Monotonicity: Take 2 measures. if $s_1 > s_2$, then $t_1 > t_2$
- Chronoscopy: Measures something some day wrt some other day

Lecture D: Smart Cards.

wired	RFID
Cheap	expensive
Short Range	Long Range (flexibility)
bos nem	more mem
Secure	Unsecure
Integrity	error.

Transmission

Asyc	Sync
Separation No C/R	Shared C/R
Common	less common
Cheaper	exp.
Slower (hard states)	Faster
Higher error	less error

RFID: Smart cards where communication & power are transferred via RF
3 components: Interrogator (reader), tag, host computer

Tag: μchip w/ ~2Kbit.

- passive: only power from induction from RF of Reader
- Active: Own power to amplify return signal

• Semi-passive: Power src to turn on, but not to amp signal

Tag is composed of an antenna coil & Silicon chip (CPU, RAM, EEPROM).

Reader: Control R/W on tag. Generates RF field around antenna directed at the tag \Rightarrow Carrier Signal $\xrightarrow{\text{Tag}}$ Tag gets power & outputs ID \Rightarrow backscattering signal.

Inductive magnetic coupling @ 125kHz - 13.6MHz, up to 900MHz. Higher frequency = better range, metal penetration, faster, more power

Optical sensor: Temperature sensing of fingerprint
CMOS sensor \Rightarrow Cells contain a photodiode that converts light to electrons by photoelectric effect

$E_e = E_{photon} - [E_{conduction} - E_V]$. Temperature is sensed by the photodiode noticing wavelength of light detected.

XY addressing

CCD: Camera store charge according to the intensity of the image being detected. # of electrons collected proportional to light intensity. Light collected over entire image simultaneously then transferred

EMB

P12

<p><u>Optical</u></p> <p>photoelectric measurers</p> <p>wavelength or charge</p> <p>cheaper</p> <p>X-Y addressing</p> <p>faster</p> <p>less noise</p> <p>better power</p>	<p><u>CCD</u></p> <p>photoelectric measurers</p> <p>light intensity or charge produced</p> <p>expensive</p> <p>FIFO</p> <p>slower</p> <p>less noise</p> <p>More power</p> <p>More often because of FIFO.</p>
---	--

L14: Reliability

RT fundamental

Requirement is to meet its deadlines

Sync

Row blocking until buffer cleared
less OH.


Shared clock

Avoids race condition
Less flexible


Layers:

Service provisional point (SPP) \Rightarrow Drives the SAP
Service Access points (SAP) \Rightarrow Services the SPP.


Reliability



$$R = R_A \cdot R_B$$



$$R = R_A + R_B - R_A \cdot R_B$$



$$R = R_D + [R_A + R_B + R_C - R_A R_B - R_A R_C - R_B R_C + R_A R_B R_C]$$



$$R = [A+B-AB] \cdot D + C \cdot D$$

L15 Attributes of RTS.

watchdog { Reliability: Must meet its deadlines.

clock { Predictability: Provide range bound and worst case exec times.

clock { Scheduling: Requires knowledge of timing constraints \Rightarrow Makes the system reliable. Must know if deadlines are hard or soft.

Priority \neq deadline \neq importance. Dynamic scheduling = OH and more unstable. Unbounded operations are not permitted in RTS. Timeout mechanisms can cause deadlocks.

EMB

p14

- Concurrency: management of using Semaphores & Mutex
 - Synchronisation
 - Communication
 - Resource Sharing
 - Visibility: Allows user access to communication devices and task priority assignments.
- ⇒ Priority inversion: most likely source of missed deadline
- Priority inheritance protocol: task priority raised to the level of resource it owns (highest priority of tasks waiting on the resource) ⇒ Not prevent deadlocks.
 - Priority ceiling protocol: tasks suspended except the one owning the highest priority resource that can run
 - Priority disinheritance: shift back to normal

LIG-Kernels

- 1) OS top layer
 - File management / Security
 - Task control
 - UI / Shell
 - 2) Executive
 - I/O
 - Memory management
 - 3) Kernel Top layer
 - Communication drivers
 - 4) Micro Kernel
 - Scheduler
 - ISR Interrupts
 - 5) Nano Kernel
 - Task dispatching
 - Task bookkeeping
-
- ```

graph TD
 A[API's/DLL
FP support] --- B[task pointers
Stacks, Cache mgmt]
 A --- C[Drivers]
 C --- D[Network Manager
Task communication tools
Task Scheduling
Closeness, timing, Interrupts]
 C --- E[Real task management]

```

EMP

P15.

## L17 Interrupts

External: Timers, dairies

Internal: device Ø, Scheduler

(Generally HW)

(Generally SW)

Software interrupts.

- Typically sync machine language op. (10 undefined op)
- Defined in CPU Hw so OS independent

Hardware interrupts.

- Typically Async external events. (OS & Scheduler have no control)
- Vectored by CPU HW.
- Noise, jitter, ground loops may cause stack overflow.

Interrupt vector: Array of ptrs to ISR. (1 bit / interrupt).

Non-vectorized: ctrl is transferred to one single routine that decides how to handle the interrupt.

ISR.

- CPU vector to ISR in HW (independant of OS).
- Re-entrant: can call itself, can be called at the same time by many processes (use semaphores)

Non maskable interrupts (NMI)

- highest priority
- Can't be stopped (overridable)
- Almost all OS SW interrupts are NMI

Simultaneous Interrupts Handling

- Masking: prevents other interrupts from being serviced while one is.
- Pre-Empting/nesting: higher priority int. can int. lower priority int.
- Queuing: Serviced sequentially

ETIB

p16

## L18 - Interrupt Analysis.

### Interrupt sequence

- 1) Update Status register & make internal copy
- 2) Determine priority & mask lower priority interrupt lines
- 3) Ack interrupt priority level
- 4) Save PC & registers on stack
- 5) Set PC to head of ISR & service
- 6) Return from exception & restore task context

### Timing interference

$t(s)$  = time for task to run on itself.

$t'(s)$  = time for task to run in the presence of I

$T_i$  = interrupt execution time

f = frequency of interrupt

$$t'(s) = t(s) + t'(s) \times f \times T_i \Rightarrow t'(s) = \frac{t(s)}{(1 - fT_i)}$$

For many interrupts:  $t'(s) = \frac{t(s)}{1 - \sum_i f_i T_i}$

Ex1 Int takes 1% of CPU time  $\rightarrow$  find  $fT_i$  &  $t'(s)$ .

$$\left. \begin{array}{l} t'(s) = t(s) + t'(s)fT_i \\ 1,01t(s) = t(s) + 1,01t(s)fT_i \\ 0,01 = fT_i \end{array} \right\} \begin{array}{l} t'(s) = \frac{t(s)}{1 - fT_i} = \frac{t(s)}{0,99} \\ 1,01t(s) = t(s) + 1,01t(s)fT_i \end{array}$$

Ex2 What is  $t'(s)$  in terms of  $t(s)$  if I<sub>1</sub> is 2% and I<sub>2</sub> is 4%

$$t'(s) = t(s) + \sum_i f_i T_i$$

Nesting or Queuing

$$t' = \underline{t}$$

EMB

$$1 - \sum_i f_i T_i$$


Masking

$$t' = \underline{t} = \underline{\underline{t}}$$

$$1 - \sum_i f_i T_i + \underbrace{\sum_i f_i T_i f_{i+1}}_{\text{overlap}} = 1 - 0,02 - 0,04 + (0,02)(0,04) + (0,04)(0,02)$$

PR

- Exception Handling: ISR of error condition
- Fault latency: time between fault occurrence & error occurrence
- Error latency: time b/w error & its effect on system
  - IL (Interrupt latency): time b/w Hw interrupt & start of ISR
  - CSL (Context Switch Latency): time between last instruction of T1 and first inst. of T2.
  - DL (Dispatcher Latency): time between end of ISR & restart of original task (kernel rescheduling, rd enable & context switch)
  - WISRT (worst case ISR execution handling time): max time to execute ISR
  - WIR (worst case interrupt response time): IL + WISRT
  - WITR (worst case interrupt task response time): WIR + DL  
 $= IL + WISRT + DL$
  - TRR (Task Response Time): task time from start to finish



## L 19 - Priority.

- Pre Emption: higher priority T. stealing CPU
- Priority inversion: low priority blocking high from CPU because of a resource it owns.
- Unbounded priority inversion: priority inversion, but low is blocked by higher priority.

EMB

P18


P = Priority  
T = Task

Priority Inheritance Protocol: temporarily raise low P.T. to the level of a higher P.T. waiting on a resource the low P.T. currently owns.


Priority ceiling Protocol:

- 1) Assign priority to SR = priority of Task that locks it.
- 2) Suspend tasks requesting a resource except T that owns the resource with the highest P.

Ex)  $T_1 > T_2$



w/ Priority ceiling



Period transformation:

- Fixed rate monotonic scheduling  $\Rightarrow$  task assigned a fixed p. depending on its period frequency ( $f_{\text{mt}}$ ) = higher priority ( $p_f$ )

Round Robin: Every one gets a turn

Pre-Emptive

Generic Fixed: P automatically assigned & fixed

Rate Monotonic (RT)

- Priority assigned by period.
- period = deadline (ignore other deadline)
- Most CPU efficient
- Total utilization  $\mu_T = \sum \frac{C_i}{P_i}$ .

EMB

P19.

$n(2^{m-1})$

will work      may work      will not work

### Deadline Monotonic (DM)

- Shorter deadline has higher priority.
- Dead line utilization  $\mu = \sum_{i=1}^n e_i/d \leq 1$  will work  
 $M_D > 1$  may work

### Least Completion Time (LCT)

- Shortest e. has higher priority

### Fixed Utilization

- $\mu = e/p$  Greatest  $\mu$  has highest priority

### Earliest deadline first (EDF)

- At any time, T w/ closest deadline has highest P.
- $(d-t)_{\min}$
- Optimal algorithm for uniprocessor (CPU utilization is maxed)
- All tasks schedulable if  $\sum e/p \leq 1$

### Shortest Completion Time (SCT)

- Least exec time remaining has highest P.
- $e_{left} = (e_{end} - e_{done}) \min$

### Least Slack Time (LST)

- Task has the least amount of time to meet deadline
- $[(d-t) - (e_{end} - e_{left})] \min$

EMB  
p20