ECSE 420 Programming Models

Zeljko Zilic McConnell Engineering Building Room 546



Reminder: Grading Scheme

- 40% homeworks (4)
- 30% exam
- O 30% project (teams of 1-2)




Programming Models

- Conceptualization of the machine that programmer uses in coding applications
 - How parts cooperate and coordinate their activities
 - Specifies communication and synchronization operations
- Multiprogramming
 - no communication or synch. at program level
- Shared address space
 - like bulletin board
- Message passing
 - like letters or phone calls, explicit point to point
- Data parallel:
 - more regimented, global actions on data
 - Implemented with shared address space or message passing




Shared Memory (Shared Address Space)

- Bottom-up engineering factors
- Programming concepts
- Why its attactive





Adding Processing Capacity




- Memory capacity increased by adding modules
- I/O by controllers and devices
- Add processors for processing!
 - For higher-throughput multiprogramming, or parallel programs




Historical Development

- "Mainframe" approach
 - Motivated by multiprogramming
 - Extends crossbar used for Mem and I/O
 - Processor cost-limited => crossbar
 - Bandwidth scales with p
 - High incremental cost
 - use multistage instead
- "Minicomputer" approach
 - Almost all microprocessors have bus
 - Motivated by multiprogramming, TP
 - Used heavily for parallel computing
 - Called symmetric multiprocessor (SMP)
 - Latency larger than for uniprocessor
 - Bus is bandwidth bottleneck
 - caching is key: coherence problem
 - Low incremental cost



ECSE 420/520 Parallel Computing



I/O

Shared Physical Memory

- Any processor can directly reference any memory location
- Any I/O controller any memory
- Operating system can run on any processor, or all.
 OS uses shared memory to coordinate
- Communication occurs implicitly as result of loads and stores
- What about application processes?




Shared Virtual Address Space

- Process = address space plus thread of control
- Virtual-to-physical mapping can be established so that processes shared portions of address space.
 - User-kernel or multiple processes
- Multiple threads of control on one address space.
 - Popular approach to structuring OS's
 - Now standard application capability (ex: POSIX threads)
- Writes to shared address visible to other threads
 - Natural extension of uniprocessors model
 - conventional memory operations for communication
 - special atomic operations for synchronization
 - \circ also load/stores



Structured Shared Address Space




- Add hoc parallelism used in system code
- Most parallel applications have structured SAS
- Same program on each processor

shared variable X means the same thing to each thread

Sep-14-09

Engineering: Intel Pentium Pro Quad



Engineering: SUN Enterprise




- Proc + mem card I/O card
 - 16 cards of either type
 - All memory accessed over bus, so symmetric
 - Higher bandwidth, higher latency bus

Sep-14-09

ECSE 420/520 Parallel Computing




2



Sep-14-09

Engineering: Cray T3E



- Scale up to 1024 processors, 480MB/s links
- Memory controller generates request message for non-local references
- No hardware mechanism for coherence
 - SGI Origin etc. provide this

Sep-14-09



U. Toronto NUMAchine

- Working state-ofthe art cache coherent sharedmemory multiprocessor
- Local Ring Local Ring 888 P Ρ С С С Global Ring I/O Mcm Local Ring Local Ring Station University of Toronto NUMA chine **Multiprocessor**
 - Developed on a "shoebox" budget
- 64 processors (MIPS 4400)




🐯 McGill

Sep-14-09

NUMAchine Processor Board

- Most complexity of the overall system
- Logic implemented completely with programmable logic




Strail McGill

ECSE 420/520 Parallel Computing

Sep-14-09

Message Passing Approach




Message Passing Architectures

- Complete computer as building block, including I/O
 - Communication via explicit I/O operations
- Programming model
 - direct access only to private address space (local memory),
 - communication via explicit messages (send/receive)
- High-level block diagram
 - Communication integration?
 - Mem, I/O, LAN, Cluster
 - Easier to build and scale than SAS
- Programming model more removed from basic hardware operations
 - Library or OS intervention



the red x still appears Network

Message-Passing Abstraction




Parallel Computing

Evolution of Message-Passing Machines

- Early machines: FIFO on each link
 - HW close to prog. Model;
 - synchronous ops
 - topology central (hypercube algorithms)





McGill

CalTech Cosmic Cube (Seitz, CACM Jan 95)

Sep-14-09

Diminishing Role of Topology

Shift to general links


- DMA, enabling non-blocking ops
 - Buffered by system at destination until recv
- Store&forward routing
- Diminishing role of topology
 - Any-to-any pipelined routing
 - Node-network interface dominates communication time

H x (T₀ + n/B) vs


■ Simplifies programming
 ■ Allows richer design space
 ○ grids vs hypercubes

Sep-14-09


ECSE 420/520 Parallel Computing




Intel iPSC/1 -> iPSC/2 -> iPSC/860




Example Intel Paragon



Building on the mainstream: IBM SP-2



Berkeley NOW



- 100 Sun Ultra2 workstations
- Inteligent network interface
 - proc + mem
- Myrinet
 Network
 - 160 MB/s per link
 - 300 ns per hop



Sep-14-09

IBM Blue Gene /L

 Currently, occupies
 few top
 spots in
 top500
 Lots of
 embedded
 processors PowerPC



Sep-14-09



Toward Architectural Convergence

- Evolution and role of software have blurred boundary
 - Send/recv supported on SAS machines via buffers
 - Can construct global address space on MP (GA -> P | LA)
 - Page-based (or finer-grained) shared virtual memory
- Hardware organization converging too
 - Tighter NI integration even for MP (low-latency, high-bandwidth)
 - Hardware SAS passes messages
- Even clusters of workstations/SMPs are parallel systems
 - Emergence of fast system area networks (SAN)
- Programming models distinct, but organizations converging
 - Nodes connected by general network and communication assists
 - Implementations also converging, at least in high-end machines



Acknowledgments

- O. Koester, MITRE
- NUMAchine group
- Authors of recommended textbooks

