# ECSE-323 Digital System Design

Lab #1 – Using the Altera Quartus II Software Fall 2008

# **Introduction**

In this lab you will learn the basics of the Altera Quartus II FPGA design software through following a step-by-step tutorial, and use it to design two simple combinational logic circuits.

# **Learning Outcomes**

### After completing this lab you should know how to:

- Startup the Altera Quartus II software
- Create the framework for a new project
- Layout a schematic block/gate diagram of a logic circuit
- Name and connect nodes and busses using the block diagram editor
- Generate a functional simulation netlist
- Create a Vector Waveform File (for simulation inputs)
- Do functional simulation of a circuit

# **Table of Contents**

This lab consists of the following stages:

- 1. Introduction
- 2. Startup and creation of the project framework
- 3. Creating a schematic diagram design file for a comparator circuit
- 4. Performing functional simulation of the comparator circuit
- 5. Sketching a block diagram and laying out the schematic for a 28bit adder circuit
- 6. Functional simulation of the 28-bit adder circuit
- 7. Writeup of the lab report and uploading to WebCT

# **1. Introduction**

The lab portion of the course consists of 5 parts, each two weeks long. The bulk of the work will be done using the Altera Quartus II software running on the computers in the lab. Throughout the 5 lab experiments, you will develop all of the building blocks for the system, and integrate them into a complete user-friendly system, using an FPGA development board.



Each lab will have a number of items that the lab groups must demonstrate to a TA. The TA will then sign the appropriate entry on the lab grade sheet (the grade sheet can be found at the end of the lab description, and should be printed out). Items that needed to be demonstrated to the TAs are indicated in the lab description with the pencil-paper-checkmark icon. Once you have obtained all the necessary signatures on the grade-sheet, give it to one of the TAs, who will then pass it on to the course instructor for recording the grade.

After each lab each group must submit, electronically, a lab report to the course WebCT student presentation area. This report will generally describe the circuits designed during the lab.


# 2. Startup and creation of the project framework

In this course you will be using commercial FPGA design software, the Altera *Quartus II* program. A slightly restricted version of this program is contained on the CD that comes with the course textbook, and can also be downloaded from the Altera web site (preferred, since the Altera site will have the most recent version). The program restrictions will not affect any designs you will be doing in the course, so you can install the program on your personal computer, so that you can work on your project outside of the lab.

The purpose of this first lab is to familiarize yourself with the Quartus program, by going through a step-by-step tutorial on its use. You will use it to develop two simple circuits using schematic capture techniques.

To begin, start the *Quartus II* program by either by selecting the program in the Windows Start menu or double-clicking on the desktop shortcut icon (if one exists).






The Altera *Quartus II* program employs a *project-based approach*. The goal of a Quartus project is to develop a hardware implementation of a specific function, targeted to an FPGA (*Field Programmable Gate Array*) device.

Typically, the project will involve a (large) number of different circuits, each designed individually, or taken from circuit libraries. Project management is therefore important. The Quartus II program aids in the project management by providing a project framework, that keeps track of the various components of the project, including *design files* (such as schematic block diagrams or VHDL descriptions), *simulation vector files*, *compilation reports*, *FPGA configuration or programming files*, project specific program settings and assignments, and many others.

The first step in designing a system using the Quartus II approach is therefore to create the project framework. The program simplifies this by providing a "Wizard" which guides you through a step-by-step setting of the most important options.

🖁 Quartus II File Edit View Project Assignments Processing Tool: D New... Ctrl+N N? Cil. 🗃 Open... Ctrl+O ⊥× Ctrl+F4 Fre 🔀 New Project <u>W</u>izard... 😥 Open Project.. Ctrl+J Convert MAX+PLUS II Project... To run the Project Wizard, click Save Project on the "File" menu and select the Close Project "*New Project Wizard*" entry. E Save Ctrl+S Co Save As... Save Current Report Section As... Q File Properties,... So Create / Update Export\_... Convert Programming Files... Page Setup... Rint Preview 🞒 Print... Ctrl+P , HAX Recent Files



In the second window you should give the project the following name:

#### gNN\_lab1

where NN is replaced with your 2-digit group number e.g. if you are in group 21, then call the project: g21\_lab1

Use this naming convention throughout the course for all of your designs.

Note: *g00*\_ will be used for designs developed by the course instructors

New Project Wizard: Directory, Name, and "	Top-Level En	itity [page 1 of 6]
--	--------------	---------------------

What is the working directory for this project? This directory will contain design files and other related files associated with this project. If you type a directory name that does not exist, Quartus II can create it for you.

C:/altera/dsd/projects/ .... What is the name of this project? If you wish, you can use the name of the project's top-level entity. g00\_lab1 .... What is the name of the top-level entity in your project? Entity names are case sensitive, so the capitalization must exactly match that of the name of the entity in the file. g00\_lab1 .... The working directory for your project will be different than that shown here. Use your network drive for your project files. Do not use directories

> local to the computers in the lab - since these might be erased, and can be accessed by other students.

> > Next

Back

Finish

Cancel

McGill University ECSE-323 Digital System Design / Prof. J. Clark

X

#### New Project Wizard: Add Files [page 2 of 6]

Select the design files and software source files you want to include in your project. Click Add All to add all design files and software source files in the project directory. Note: it is optional to add files here unless you have design files not contained in the project directory, or files in which the file name is not the same as the entity name.

<u>A</u> dd	Туре		File name
Add All			
<u>R</u> emove			
Properties			
<u>Ш</u> р			
Down			
	;, specify their	includes libraries of custom fu	
			lathnames:
		User Library Pathna	pathnames:
		User Library Pathna	annames.
		User Library Pathna	annames.

#### ×

You will add files later, so for now, just click on "Next".

#### New Project Wizard: EDA Tool Settings [page 3 of 6]

Specify the other EDA tools -- in addition to the Quartus II software -- that you will use on this project.

Tool type	Tool nam	ne		
Design entry/synthe				
Simulation	<none></none>			
Timing analysis Board-level	<none> <none></none></none>			
Formal verification	<none></none>			
Resynthesis	<none></none>			
- Tool settings				
Tool type: De	esign entry/synthesis			
Tool name: 🦷	None>			-
🗖 Run this tool au	tomatically to synthes	ize the current d	esign	Settings
			-	
			_	Advanced
	Back	Next	Finish	Cance

This dialog box permits the designer to specify 3rdparty tools to use for various parts of the design process.

X

We will not be using any tools other than those provided by the Quartus II program, so just click on "Next".

In later labs we will be downloading the designs to an FPGA device on the Altera development board. These devices belong to the *Cyclone II* family of FPGAs, with part number:

#### EP2C20F484C7

So, to ensure proper configuration of the FPGAs in future labs, select this device.

The final page in the New Project Wizard is a summary. Check it over to make sure everything is OK (e.g. the project name, directory, and device assignment), then click on the *Finish* button.

# 3. Creating a schematic diagram design file

To get some practice with Quartus, we will start by designing a simple *6-bit comparator* circuit, which we will name *gNN\_comp6* (where, as with the project name, NN is to be replaced with the group number).

The gNN\_comp6 circuit has two 6-bit inputs, **A** and **B**, and a single 1-bit output, **AeqB**. The output is to be high when the two inputs have exactly the same values, and be low otherwise.

The boolean equation for the output in terms of the input is easy to derive, and is:

```
AeqB = (A(5) \text{ xnor } B(5)) and (A(4) \text{ xnor } B(4)) and (A(3) \text{ xnor } B(3))
and (A(2) \text{ xnor } B(2))
and (A(1) \text{ xnor } B(1)) and (A(0) \text{ xnor } B(0))
```

Verify for yourself that this boolean equation does in fact represent the desired function.


In this course, we will learn two methods for describing circuits to be implemented:


- gate-level schematic diagrams
- VHDL descriptions.

Schematic diagrams are graphical descriptions of the circuit, while VHDL uses textual descriptions.

In this lab we will learn how to describe a circuit via a schematic diagram. We will learn how to describe circuits with VHDL in the next lab.

Let us now create a schematic diagram *design file* for the 6-bit comparator. We start by opening a new block diagram window...








Note: The symbol window can also be opened by doubleclicking anywhere within the schematic window. AND gate. This will bring up the "symbol" window that will allow you to select which symbol to add to your schematic drawing. Symbol × Libraries: 🗄 🛅 c:/altera/guartus41/libraries/ Name: Repeat-insert mode Insert symbol as block Launch MegaWizard Plug-In MegaWizard Plug-In Manager.. OK. Cancel


McGill University ECSE-323 Digital System Design / Prof. J. Clark

Click on the toolbar item that is shaped like an

We want to add an XNOR gate symbol to our schematic. This can be done in two ways. The first way is to expand the library directory to the primitives/logic directory and then scroll down to the xnor item and select it.




The second way is to type the symbol name directly into the Name box. You do not have to select the directory - the program will search the directory tree for the symbol.




After clicking on OK in the Symbol window, a floating image of an XNOR gate will appear in the schematic window. As you move the mouse, the symbol will follow. Position the symbol where you would like it to be and left-click the mouse. The symbol will now be placed onto the schematic.

Your schematic should now look something like the figure below:



Our design for the 6-bit comparator requires six instances of the XNOR gate. We could repeat the symbol search process five more times, but there is an easier, faster way to enter the other five XNOR gates.


The faster way is to use *copy-and-paste*. To *copy* a symbol, left-click on it, to select the symbol, and then press **Control-c** on the computer keyboard. Then left-click the mouse with the cursor positioned at the location where you want the new symbol instance to be placed. Then press **Control-v** on the computer keyboard to *paste* the symbol at this location.




Do this copy-and-paste twice, to end up with 3 XNOR gates arranged as shown. Then select the group of three and repeat the copy-and-paste, to leave 6 XNOR gates.

We need to AND together the outputs of the 6 XNOR gates. This can be done with two 3-input AND gates and one 2-input AND gate.

Search the primitive symbol library for the appropriate gates and instantiate them.



Before connecting the gates, we should enter the input and output ports. This is done by instantiating symbols named "*input*" and "*output*". We need 2 input ports and 1 output port.



We now need to *connect* all of the gates together and hook them up to the input and output ports.


There are two ways that we can connect nodes in the schematic:

- 1. Drawing *wires* between two nodes using the *orthogonal node tool*.
- 2. Giving two different nodes the same *name* or *label*.


The first approach is best when making short connections between neighboring symbols, or when you want to make it immediately obvious from looking at the schematic that two nodes are connected.


The second approach is the most convenient way of connecting busses (which are collections of individual nodes or wires). The software assumes that two nodes with the same name are electrically connected.

To draw *wires* between two nodes using the *orthogonal node tool* first select the tool from the toolbar to the left of the window. This tool allows to draw wires which run horizontally or vertically. When this tool is selected, the cursor changes into a crosshair. To draw a wire, position the cursor over the place where you want the wire to begin, and left-click the mouse. Then, while holding the mouse button down, drag the cursor to the place where you want the wire to end, then release.



Practice drawing lots of wires between various places. You can delete a wire by selecting the "Selection and Smart Drawing Tool" (the arrow shaped icon), clicking on the wire to select it, and then pressing the Delete key. You can move symbols by selecting them (with the arrow tool) and dragging them to the desired location.






In order to use node naming as a connection technique, we must name the nodes we want connected. Let us begin by naming the input busses. To do this, double-click on the leftmost part of one of the input symbol. This should highlight the input name (this can be a bit tricky, so get the TA to help if you can't manage to select the name field). You can also set the name by right-clicking on the symbol and selecting the "*Properties*" menu item, and filling in the name field there.

Name the inputs as A[5..0] and B[5..0] (rather than as A[6..0] and B[6..0] as shown in the figure to the left). Also name the output as AeqB.

The name A[5..0] means that A is a bus with 6 wires, having indices of 5,4,...,0. The node named A[5] corresponds to the Most-Significant-Bit (MSB) of A, and A[0] to the Least-Significant-Bit (LSB) of A.

Use node naming to connect the XNOR gates to the input symbols. To do this, connect short wires to the XNOR input points, as shown in the figure to the right. Now, immediately after drawing a wire, type in the desired name. You can also select the wire later and type in the name then, or select the wire and right-click and select Properties and change the name in the Properties dialog box.

Since we have given the wire connected to the first input of the top XNOR gate the name A[5], it will automatically be connected to the MSB of the input symbol named A[5..0]



This completes the entry of the schematic for the g00\_comp6 circuit. *Show your schematic to the TA and have him or her sign your grade sheet.* 




You should now save the design, using the "*Save As*" item in the *File* menu. Actually, you can do this at any time, and it is a good habit to save regularly - just in case.

Call your file "*gNN\_comp6.bdf* " where *NN* is replaced by your group number.

Save As				×
Save jn: 🔂	morse_code 🗾 💌	← 🗈	📸 🎹	
🗋 db				
File name:	-007		C	
File <u>n</u> ame:	g00_comp7		<u>S</u> ave	
Save as <u>t</u> ype:	Block Diagram/Schematic File (*.bdf)	<b>T</b>	Cancel	
	Add file to current project			
				11.

So that the circuit gNN\_comp6 can be used as a component in other circuits, we need to create a *symbol* for it. This is done by selecting the "*Create/Update*" menu item in the "*File*" menu, and then selecting the "*Create Symbol Files for Current File*" menu item. This will produce the following message if everything was OK:






### TIME CHECK


You should be at least this far at the end of your *first* 2-hour lab period.

Open a new block diagram file, and insert an instance of your gNN\_comp6 block. Note that this block now appears in the Libraries list, under the folder "Project".



Add some inputs and outputs and connect them using bus Naming, as shown in the figure below.

Save the file as "*gNN\_lab1.bdf*" (the name of this file should be the same as the name you gave to your project when you ran the New Project Wizard at the beginning of the lab).



# 4. Performing Functional Simulation of the Project


Once you have your circuit described in a schematic diagram (or, in later labs, in a VHDL description) you should simulate it.

The purpose of simulation is generally two-fold:

- 1. To determine if the circuit performs the desired function
- 2. To determine if timing constraints are met

In the first case, we are only interested in the functionality of our implementation. We do not care about propagation delays and other timing issues. Because of this, we do not have to map our design to a target hardware. This type of simulation is called *functional simulation*. *This is the type of simulation we will learn about in this lab*.

The other form of simulation is called timing simulation, or hardware simulation. It requires that the design be mapped onto a target device, such as an FPGA. Based on the model of the device, the simulator can predict propagation delays, and provide a simulation that takes these into account. Thus, the timing simulation may produce results that are quite different from the purely functional simulation.



#### The "Simulator Tool" window will appear...

		ool	<b>5</b> Simulator To
Simulation Netli	Generate Functional Simula	Functional 💌	Simulation mode:
		I	Simulation input:
		odbo	- Simulation perio
	i are used	tion until all vector stim	💿 Run simulat
		tion at: 100	O End simulati
	5 💌	hold time violation dete	Glitch detec
	%		
	0:00	00:	
🚇 Report	🤨 Open 🛛 🤤	TOP Stop	🚬 Start
🚑 Repor	0:00 😲 Open 🦉		🚬 Start

Click on the "*Generate Functional Simulation Netlist*" button in the simulator tool window. This will analyze the circuitry in the project and extract a set of logical equations which describe the functionality of the circuit.



When running a simulation it is useful to have a means of setting the inputs to certain patterns, and of observing the outputs' responses to these inputs.

In Quartus, these tasks are done through graphical display of a "*Vector Waveform File*" (.vwf). To create a new vwf file, select the "*New*" command from the "*File*" menu.

		Select the "Ve Waveform File	
ile		and click on O	K.
	File	File	Waveform File

An empty waveform editor window will appear, as shown below.

It contains two primary display panes - the left hand pane shows the name of the nodes or busses being displayed, and their value at the time indicated by the time-bar, and the right hand pane shows the waveform - which is the node value as a function of time.


When the VWF is first created, the waveform window will be empty. So, the next thing we must do is specify the nodes and busses that are to be displayed...

er Time Bar	: 13.025 ns	Pointer:	1.4 ns 1	,	11.63 ns	Stat:	End:	
Name	Value at 13.03 is	0 ps		10.0 ns	18.025	na	20.0 ns	
	10.00 %				_/ ₹	Å		
						*	-	
	•							
		•						•
1								<u> </u>

Before specifying the nodes to be displayed in the simulator, we must do a *Compilation* of the design. To do this, select "*Compiler Tool*" from the "*Tools*" menu.

🐇 Quartus II - C:/altera/dsd/2005b/morse_com	lc/g00_Morse_code - g00_Morse_Code	
File Edit View Project Assignments Processing	Tools Wintew Help	_
D 🗃 🖬 🕌   X 🖻 💼   🗠 🗠   隆	<u>Run EDA</u> Simulation Tool Run EDA Timing Analysis Tool	• 🏈 🥸   🗰   🕨 I
■         ■         ■         ■         ■         ■         ■         ■         000         ■         ■         ■         ■         ■         ■         ■         ■         ■         ■         000         ■ <th>Launch Software Debugger Ctrl+Shift+D</th> <th></th>	Launch Software Debugger Ctrl+Shift+D	
A Compilation Hierarc	🚋 Compiler Tool	
=D	Simulator Tool	
	i 🖄 Timing Analyzer Tool	
<b> -</b>	😪 Resource Optimization Advisor	R
	🖓 Timing Optimization Advisor	
<mark>ר</mark>	🛞 Chip Editor	R AND
	RTL Viewer	
••••••••••••••••••••••••••••••••••••••	💐 Iechnology Map Viewer	1 inst
<b>€</b>	😫 SignalTap II Logic A <u>n</u> alyzer	
	🚗 In-System Memory Content Editor	2
	Nogrammer	R
#4	📉 MegaWizard Plug-In Manager	
⊿⊾   ::::::	💼 SOPC Builder	8
	Tel Scripts	
	Customize	4
	Options	R AND
	License Setup	
		NOR


The compiler window will appear. In order to do a functional simulation we do not need to do a complete compilation. We only need to do the first part, Analysis & Synthesis. To run the Analysis/Synthesis, click on the left-most icon in the Analysis & Synthesis block.



On completion the compiler window should look like that shown below.

You can now go back to the simulator window and insert some nodes.

👼 Compiler Tool				<u>- 0 ×</u>
Analysis & Synthesis	Fitter	Assembler	Timing Analyzer	EDA Netlist Writer
100 %	0%	0%	0%	0%
00:00:06	00:00:00	00:00:00	00:00:00	00:00:00
	1 🖓 📲	ASM ASM		EDA 💮 🌚
		100 %		
		00:00:06		
		00.00.06		
▶ Start		TH Stop		Report



To insert some nodes and busses into the waveform editor window, position the mouse cursor over the left part of the Waveform editor window (the part which says "Name" and "Value"). *Right*-click the mouse, and select the "Insert Node or Bus..." menu item. A dialog window will popup as shown below.

If you know the name of the node that you want to add then you can type it in to this window. But at the beginning, when you have a lot of nodes to enter, or when you don't know the name of the node, it is better to use the "*Node Finder*".


To use the node finder, click on the Node Finder button...

Insert Node o	or Bus		×
<u>N</u> ame:	ļ	ОК	$\Box$
<u>T</u> ype:	INPUT	Cancel	
<u>V</u> alue type:	9-Level	Node <u>F</u> inde	
<u>R</u> adix:	Binary 💌		
Bus <u>w</u> idth:	1		
Start jndex:	0		
🗖 Display gr	ay code count as binary count		

When you click on the Node Finder button, the following window appears. Make sure that the Filter: is set to "*Design Entity (all names)*", and click on the "*List*" button.

lode Finder Named:	ilter: Design Entr	y (all names) 🔽 Cu	istomize List	OK
Look in: g00_Morse_Code		🔽 Inclu	ide subentities Stop	Cancel
Nodes Found:		Selected Nodes:		
Name	Assignments T	Name	Assignments	<u>T</u>
		>		
	1	>> < <<		
۲ • [		•		F

When you click on the List button, the "*Nodes Found*" pane on the left side of the Node Finder window is filled with all of the nodes in the design entity. You can now select individual nodes to be shown in the simulation. Selection of multiple nodes is done in the same way as selecting multiple files in the Windows File Explorer (i.e. ctrl-click to select). Once you have all the files you want selected, click on the ">" button to transfer these to the "*Selected Nodes*" pane.



For this case, the only nodes we care about during simulation are the input busses A and B, and the output node AeqB. We could have also selected the individual bus nodes, A[0], A[1], A[2], etc., but it is more convenient to treat them as a whole bus.

.ook in: Ig00_Morse_Code	Filter: Design Entry (a	V Include suber	List OK
Nodes Found:		Selected Nodes:	
Name	Assignments 🔺	Name	Assignments T
i <b>P</b> A	Unassigned		Unassigned Ir
▶A[0]	Unassigned	Ig00_Morse_Code AeqB	Unassigned O
▶A[1]	Unassigned	■ g00_Morse_Code B	Unassigned Ir
▶A[2]	Unassigned		
▶A[3]	Unassigned		After pressing the ">" button
▶A[4]	Unassigned		After pressing the ">" button
▶A[5]	Unassigned	1	we get the selected nodes
▶A[6]	Unassigned 😽 🛁		C
AeqB	Unassigned 77	+1	appearing in the right hand
<mark>i ●</mark> B	Unassigned	- 1	pane.
<b>₽</b> B[0]	Unassigned		•
<b>▶</b> B[1]	Unassigned <<		
<b>₽</b> B[2]	Unassigned	J	Finish by clicking on OK
<b>₽</b> B[3]	Unassigned		• •
<b>₽</b> B[4]	Unassigned		
<b>₽</b> B[5]	Unassigned		
<b>₽</b> B[6]	Unassigned		
👁 g00_comp7:inst	Unassign		
🤯 g00_comp7:inst A	Unassigned 🗾		
•	Þ	•	► F

Returning from the Node Finder dialog, the "Insert Node or Bus" window looks as shown in the figure below.

Click on OK to return to the Simulator window.


Insert Node or	Insert Node or Bus						
<u>N</u> ame:	**Multiple Items**	OK					
<u>T</u> ype:	**Multiple Items**	Cancel					
<u>V</u> alue type:	9-Level	Node <u>F</u> inder					
<u>R</u> adix:	Binary 💌						
Bus <u>w</u> idth:	**Multiple Items**						
Start index:	**Multiple Items**						
🗖 Display graj	y code count as binary count						

After insertion of the selected nodes, the Simulator window now looks as in the figure shown below. Note that A and B are both set to zero and the value of AeqB is X, indicating an undefined value (as is expected, since we have yet to run the simulation).

The next step is to specify test input waveforms for the input signals A and B.

There are 2^12 possible input patterns (4096), which is a lot to test, but the computer is doing all of the work.

L Waveform1.vwf* Master Time Bar: 13.025 ns ↓ Pointer: 25.3 ns Interval: 12.28 ns Start: End:							
	Name	Value at 13.03 ns	0 ps 10.0 ns 20.0 ns 13.025 ns				
<b>&gt;</b>	ΞA	B 000	c opo				
	AeqB	BX		******			
7	🛨 B	B 000	(opo				




Next, select bus A by left-clicking on its name in the left-hand pane. When it is selected, the entire row will be highlighted

Now, click on the "Count Value" button in the left-hand vertical toolbar. This is the button with the "C" inside of a pair of crossed lines. This will allow you to fill the waveform for A with a binary count sequence.

Эе́€,	<b>In</b> Wave	eform 1.v	wf*								<u>- 🗆 ×</u>
A 🕼	Master Ti	nte Bar:	13.025 ns	• • Pointer:	0 ps	Interval:	-13.03 n	s Start	: O ps	End:	1.0 us
			Value at	0 ps		10.0	) ns			20.0 ns	
		Name	13.03 ns			· · · ·	13.02	25 ns			
		A	B 000				0	00			
	•	AeqB	В×		******	******	******	*****	*******	******	******
XI XH XI HY	_⊇ ⊡	В	B 000				0	00			
<u>72</u>											
먉 <mark>ੈ</mark> ↓											
				•							Þ

Clicking on the "Count Value" toolbar button brings up a dialog window with two tabs. Select the "Counting" tab. The window shown in the figure below will appear. Set the "Start value" to 0000000 and the "Increment by" value to 1 as shown (these are the default values).

Badix:BinaryStart value:0000000End value:1111111Increment by:1Count type© Binary© Binary© Gray code	Count Value
	Start value:         0000000           End value:         1111111           Increment by:         1           Count type         •           Image: Binary         •



Repeat for bus B. The settings should be the same, except that in the Timing tab view, set the "*Multiplied by*" setting to 64. This means that the count sequence for B will change every 2560 ns, which is 64 (2^6) times slower than for A. In this way we get a sequence of the 2^12 possible different values for the combination of A and B.

Count Value	Count Value
Counting Timing	Counting Timing
<u>R</u> adix: Binary	Start time: 0
<u>S</u> tart value: 0000000	End time: 655.36 us 💌
End value: 1111111	Transitions occur
Increment by: 1	C Relative to clock settings:
Count type	C <u>E</u> ositive edge C <u>N</u> egative edge
C Gray code	
	Count every: 40.0 ns
	Multiplied b 64
OK Cancel	OK Cancel

After specifying the count values, the waveforms for A and B will look similar to that shown in the figure below. Note that B changes more slowly than A, as desired, and that all 4096 possible combinations of the values of A and B are produced (and will be repeated four times).

	er Time Bar:	16.075 r		• • Poir		5.33 us		terval:	5.31		Start			End:		
	Name	V	5.1 us	5.12 us	5.14 us	5.16 us	5.18 us	5.2 us	5.22 us	5.24 us	5.26 us	5.28 us	5.3 us	5.32 us	5.34 us	
	Name	1														
2	ΞA	В	11111	11 X	0000000		0000001		0000010	X	0000011		0000100	X	0000101	<b>X</b> 0000
	AeqB	В×		1	*****	*****	******	*****	*****	*****	*****	*****	*****	*****	******	*****
2	🛨 B	B	00000	<u>00 X</u>						0000	1001					
			ÌÌ													lll
_					•											

Select "Save As" from the file menu, and save the waveform file as "gNN\_lab1.vwf".

We can rearrange the ordering of the waveforms displayed in the simulation window. This is done by selecting the waveform to be moved, then by left-clicking on it, and dragging it to the desired new position, while keeping the mouse button held down. In the diagram below, we have swapped the positions of waveforms B and AeqB, so that waveforms A and B are adjacent.

	Name	V 1	4.95 us	4.97 us	4.99 us	5.01 us	5.03 u	s 5.05	us 5.0	7us 5	5.09 us	5.11 us	5.13 u	is 5.15 i	us 5.17	7us 5	5.19 us	5.21 us	:
	▶ 🗉 A	В	11101 🗙	1111	100	X 11	1101	X 1	111110	X	1111	1111	X OC	00000	X	000000	)1 )	00000	010
Đ	🎽 🖭 В	В					00000	00					Х		00	000001			
•	▶ AeqB	BX		*****	*****	*****	*****	*****	*****	****	****	*****	*****	*****	*****	****	****	****	***

Once your waveforms have been setup, return to the Simulator Tool window. Make sure that the Simulation mode is set to "*Functional*", then click on the Start button to run the simulation.

(Note: you may have to rerun the "Generate Function Simulation Netlist" before starting the simulation)

nulation input: C:/altera/d:	sd/2005b/morse_code/g00_	Morse_Code.vw
imulation period		
Run simulation until all ve	ector stimuli are used	
C End simulation at: 100	ns 💌	
imulation options		
	simulation output waveforms	
Check outputs		
Setup and hold time viola	ation detection	
Glitch detection: 1.0	ns 💌	
Overwrite simulation input	It file with simulation results	
	0%	
	00:00:00	

After the simulation finishes, the output node AeqB, which was previously undefined, should now be filled in with properly defined values. Look at the values for AeqB and see that they are correct, given the inputs A and B (i.e. it should be high when A=B)

Name	V 1	5.11 us	5.13 us	5.15 us	5.17	us 5	5.19 us	5.2ļ	us 5.	23 us	5.25	us 5	.27 us	5.2	9 us	5.31	us	5.33 us	5.35	us 5.	37 u
ΞA	В	11111	0000	000	X	00000	)1		000010			00001	1	x	0000	100	X	000	0101		000¢
🛨 B	B	1000000X									000	0001									
AeqB	B 1																				

Show your simulation results to the TA and have him or her sign your grade sheet



# **TIME CHECK**

You should be at least this far at the end of your *second* 2-hour lab period.

# 5. Design of a 28-bit adder

For the course project you will need a circuit that will take in two 28-bit values, X, Y, and provide an 29-bit output, Z, which represents the sum of X and Y.

Begin your design by first designing a one-bit *full-adder*. You can use the design shown in the textbook, if you don't already know how to construct a full adder out of simple gates.

Using the techniques you learned in the first part of the lab, create a new bdf file into which you will draw the schematic diagram for the circuit. Call your circuit block *gNN\_full\_adder* where NN is your group number.

Once you have the schematic of the full adder module entered into Quartus, create a symbol for it.

Show the schematic to your TA and have him or her sign your grade sheet.

Next, create another bdf file into which you will draw the schematic diagram for the 28-bit adder circuit. Call this circuit block *gNN\_28bit\_adder* where NN is your group number.

Using the full adder module you just created, draw the schematic of the 28-bit adder. When you are done, show the schematic to your TA and have him or her sign your grade sheet.







# **TIME CHECK**

You should be at least this far at the end of your *third* 2-hour lab period.

# 6. Functional simulation of the 28-bit adder circuit

Once you have the schematic of the full adder module entered into Quartus, create a symbol for it.

Then carry out a functional simulation of the circuit, using the same approach used earlier to simulate the 6-bit comparator circuit. It will take too long to test all possible (2^56) input cases, so just simulate the circuit on 4 test cases:

Case 1: X = all zeroes, Y = all zeroes Case 2: X = all ones, Y = all ones Case 3, 4: values of your choosing

After simulation, verify that your circuit works properly for the input patterns that you presented. If the circuit gives erroneous results, you will have to go back to your schematic and check for errors.

When you have completed the simulation, show the resulting vector waveform display to your TA and have him or her sign your grade sheet.





# TIME CHECK

You should be this far (i.e. have completed the lab) at the end of your *fourth* 2hour lab period!

NOTE: If you finish ahead of time start work on Lab 2!

# 9. Writeup the Lab Report

Write up a short report describing the *gNN\_28bit\_adder* circuit that you designed in this lab. This report should be done in html or pdf, or in Microsoft Word (*pdf format is preferred!*).

The report must include the following items:

• A header listing the group number (and company name if you have one), the names and student numbers of each group member.

- A title, giving the name (e.g. *g00\_28bit\_adder*) of the circuit.
- A description of the circuit's function, listing the inputs and outputs. Provide a pinout or symbol diagram.
- A gate level schematic diagram of the circuit.

• A discussion of how the circuit was tested, showing representative simulation plots. How do you know the circuit works correctly?

The report is due one week after the end of the 2-week lab period, at midnight.

# **10. Submit the Lab Report to WebCT**

The lab report, and all associated design files must be submitted, as an assignment to the WebCT site. Only one submission need be made per group (both students will receive the same grade!).

Combine all of the files that you are submitting into one *zip* file, and name the zip file gNN\_LAB\_1.zip (where NN is your group number).

# <u>**Grade Sheet for Lab #1**</u>

Group Number <u>:</u>	•
Group Member Name:	<u> </u>
Group Member Name:	

Student Number:	•
Student Number:	•

Marks			1
	1.	Schematic diagram for the 6-bit comparator	
	2.	Waveform Vector File display for the 6-bit comparator	
	3.	Schematic diagram for the full adder circuit	
	4.	Schematic diagram for the 28-bit adder circuit	
	5.	Waveform Vector File display for intlog2 circuit	

TA Signatures

Fall 2008.

Each part should be demonstrated to one of the TAs who will then give a grade and sign the grade sheet. Grades for each part will be either 0, 1, or 2. A mark of 2 will be given if everything is done correctly. A grade of 1 will be given if there are significant problems, but an attempt was made. A grade of 0 will be given for parts that were not done at all, or for which there is no TA signature.